MOTOROLA
intelligence everywhere™

digital dna™

This document contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications for the MPC8250 PowerQUICC II™ communications processor.

The following topics are addressed:

The MPC8250 is available in two packages—the standard ZU package (480 TBGA) and an alternate VR package (516 PBGA)—as described in Section 1.4, "Pinout," and Section 1.5, "Package Description." For more information on VR packages, contact your Motorola sales office. Note that throughout this document references to the MPC8250 are inclusive of its VR version unless otherwise specified.

Figure 1 shows the block diagram for the MPC8250.

Figure 1. MPC8250 Block Diagram

1.1   Features

The major features of the MPC8250 are as follows:

- Footprint-compatible with the MPC8260
- Dual-issue integer core
    - A core version of the EC603e microprocessor
    - System core microprocessor supporting frequencies of 150–200 MHz
    - Separate 16-Kbyte data and instruction caches:
        - Four-way set associative
        - Physically addressed
        - LRU replacement algorithm
    - PowerPC architecture-compliant memory management unit (MMU)
    - Common on-chip processor (COP) test interface
    - High-performance (4.4–5.1 SPEC95 benchmark at 200 MHz; 280 Dhrystones MIPS at 200 MHz)
    - Supports bus snooping for data cache coherency
    - Floating-point unit (FPU)

- Separate power supply for internal logic (1.8 V) and for I/O (3.3V)
- Separate PLLs for G2 core and for the CPM
  - G2 core and CPM can run at different frequencies for power/performance optimization
  - Internal core/bus clock multiplier that provides 1.5:1, 2:1, 2.5:1, 3:1, 3.5:1, 4:1, 5:1, 6:1 ratios
  - Internal CPM/bus clock multiplier that provides 2:1, 2.5:1, 3:1, 3.5:1, 4:1, 5:1, 6:1 ratios
- 64-bit data and 32-bit address 60x bus
  - Bus supports multiple master designs
  - Supports single- and four-beat burst transfers
  - 64-, 32-, 16-, and 8-bit port sizes controlled by on-chip memory controller
  - Supports data parity or ECC and address parity
- 32-bit data and 18-bit address local bus
  - Single-master bus, supports external slaves
  - Eight-beat burst transfers
  - 32-, 16-, and 8-bit port sizes controlled by on-chip memory controller
- 60x-to-PCI bridge
  - Programmable host bridge and agent
  - 32-bit data bus, 66 MHz, 3.3 V
  - Synchronous and asynchronous 60x and PCI clock modes
  - All internal address space available to external PCI host
  - DMA for memory block transfers
  - PCI-to-60x address remapping
- System interface unit (SIU)
  - Clock synthesizer
  - Reset controller
  - Real-time clock (RTC) register
  - Periodic interrupt timer
  - Hardware bus monitor and software watchdog timer
  - IEEE 1149.1 JTAG test access port
- Twelve-bank memory controller
  - Glueless interface to SRAM, page mode SDRAM, DRAM, EPROM, Flash and other user-definable peripherals
  - Byte write enables and selectable parity generation
  - 32-bit address decodes with programmable bank size
  - Three user programmable machines, general-purpose chip-select machine, and page-mode pipeline SDRAM machine
  - Byte selects for 64 bus width (60x) and byte selects for 32 bus width (local)
  - Dedicated interface logic for SDRAM
- CPU core can be disabled and the device can be used in slave mode to an external core

Features

- Communications processor module (CPM)
    - Embedded 32-bit communications processor (CP) uses a RISC architecture for flexible support for communications protocols
    - Interfaces to G2 core through on-chip 32-Kbyte dual-port RAM and DMA controller
    - Serial DMA channels for receive and transmit on all serial channels
    - Parallel I/O registers with open-drain and interrupt capability
    - Virtual DMA functionality executing memory-to-memory and memory-to-I/O transfers
    - Three fast communications controllers supporting the following protocols:
        - 10/100-Mbit Ethernet/IEEE 802.3 CDMA/CS interface through media independent interface (MII)
        - Transparent
        - HDLC—Up to T3 rates (clear channel)
    - One multichannel controller (MCC2)
        - Handles 128 serial, full-duplex, 64-Kbps data channels. The MCC can be split into four subgroups of 32 channels each.
        - Almost any combination of subgroups can be multiplexed to single or multiple TDM interfaces up to four TDM interfaces per MCC
    - Four serial communications controllers (SCCs) identical to those on the MPC860, supporting the digital portions of the following protocols:
        - Ethernet/IEEE 802.3 CDMA/CS
        - HDLC/SDLC and HDLC bus
        - Universal asynchronous receiver transmitter (UART)
        - Synchronous UART
        - Binary synchronous (BISYNC) communications
        - Transparent
    - Two serial management controllers (SMCs), identical to those of the MPC860
        - Provide management for BRI devices as general circuit interface (GCI) controllers in time-division-multiplexed (TDM) channels
        - Transparent
        - UART (low-speed operation)
    - One serial peripheral interface identical to the MPC860 SPI
    - One inter-integrated circuit (I^2C) controller (identical to the MPC860 I^2C controller)
        - Microwire compatible
        - Multiple-master, single-master, and slave modes
    - Up to four TDM interfaces
        - Supports one group of four TDM channels
        - 2,048 bytes of SI RAM
        - Bit or byte resolution
        - Independent transmit and receive routing, frame synchronization

MPC8250 Hardware Specifications MOTOROLA
PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE

- – Supports T1, CEPT, T1/E1, T3/E3, pulse code modulation highway, ISDN basic rate, ISDN primary rate, Motorola interchip digital link (IDL), general circuit interface (GCI), and user-defined TDM serial interfaces
  — Eight independent baud rate generators and 20 input clock pins for supplying clocks to FCCs, SCCs, SMCs, and serial channels
  — Four independent 16-bit timers that can be interconnected as two 32-bit timers
- PCI bridge
  — PCI Specification Revision 2.2 compliant and supports frequencies up to 66 MHz
  — On-chip arbitration
  — Support for PCI to 60x memory and 60x memory to PCI streaming
  — PCI Host Bridge or Peripheral capabilities
  — Includes 4 DMA channels for the following transfers:
    – PCI-to-60x to 60x-to-PCI
    – 60x-to-PCI to PCI-to-60x
    – PCI-to-60x to PCI-to-60x
    – 60x-to-PCI to 60x-to-PCI
  — Includes all of the configuration registers (which are automatically loaded from the EPROM and used to configure the MPC8265A) required by the PCI standard as well as message and doorbell registers
  — Supports the I$_2$O standard
  — Hot-Swap friendly (supports the Hot Swap Specification as defined by PICMG 2.1 R1.0 August 3, 1998)
  — Support for 66 MHz, 3.3 V specification
  — 60x-PCI bus core logic which uses a buffer pool to allocate buffers for each port
  — Makes use of the local bus signals, so there is no need for additional pins

1.2 Electrical and Thermal Characteristics

This section provides AC and DC electrical specifications and thermal characteristics for the MPC8250.

1.2.1 DC Electrical Characteristics

This section describes the DC electrical characteristics for the MPC8250. Table 1 shows the maximum electrical ratings.

Electrical and Thermal Characteristics

Table 1. Absolute Maximum Ratings[1]

Rating	Symbol	Value	Unit
Core supply voltage[2]	VDD	-0.3 – 2.5	V
PLL supply voltage[2]	VCCSYN	-0.3 – 2.5	V
I/O supply voltage[3]	VDDH	-0.3 – 4.0	V
Input voltage[4]	VIN	GND(-0.3) – 3.6	V
Junction temperature	T_j	120	˚C
Storage temperature range	T_{STG}	(-55) – (+150)	˚C

[1] Absolute maximum ratings are stress ratings only; functional operation (see Table 2) at the maximums is not guaranteed. Stress beyond those listed may affect device reliability or cause permanent damage.

[2] **Caution:** VDD/VCCSYN must not exceed VDDH by more than 0.4 V at any time, including during power-on reset.

[3] **Caution:** VDDH can exceed VDD/VCCSYN by 3.3 V during power on reset by no more than 100 mSec. VDDH should not exceed VDD/VCCSYN by more than 2.5 V during normal operation.

[4] **Caution:** VIN must not exceed VDDH by more than 2.5 V at any time, including during power-on reset.

Table 2 lists recommended operational voltage conditions.

Table 2. Recommended Operating Conditions[1]

Rating	Symbol	Value	Unit
Core supply voltage	VDD	1.7 – 2.1[2]/ 1.9–2.1[3]	V
PLL supply voltage	VCCSYN	1.7 – 2.1[2]/ 1.9–2.1[3]	V
I/O supply voltage	VDDH	3.135 – 3.465	V
Input voltage	VIN	GND (-0.3) – 3.465	V
Junction temperature (maximum)	T_j	105[4]	˚C
Ambient temperature	T_A	0–70[4]	˚C

[1] **Caution:** These are the recommended and tested operating conditions. Proper device operating outside of these conditions is not guaranteed.

[2] For devices operating at less than 233 MHz CPU, 166 MHz CPM, and 66 MHz bus frequencies.

[3] For devices operating at greater than or equal to 233 MHz CPU, 166 MHz CPM, and 66 MHz bus frequencies.

[4] Note that for extended temperature parts the range is $(-40)_{T_A} - 105_{T_j}$.

NOTE

VDDH and VDD must track each other and both must vary in the same direction—in the positive direction (+5% and +0.1 Vdc) or in the negative direction (-5% and -0.1 Vdc).

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (either GND or V_{CC}).

Table 3 shows DC electrical characteristics.

Table 3. DC Electrical Characteristics

Characteristic	Symbol	Min	Max	Unit
Input high voltage, all inputs except CLKIN	V_{IH}	2.0	3.465	V
Input low voltage	V_{IL}	GND	0.8	V
CLKIN input high voltage	V_{IHC}	2.4	3.465	V
CLKIN input low voltage	V_{ILC}	GND	0.4	V
Input leakage current, V_{IN} = VDDH[1]	I_{IN}	—	10	μA
Hi-Z (off state) leakage current, V_{IN} = VDDH[1]	I_{OZ}	—	10	μA
Signal low input current, V_{IL} = 0.8 V	I_L	—	1	μA
Signal high input current, V_{IH} = 2.0 V	I_H	—	1	μA
Output high voltage, I_{OH} = –2 mA	V_{OH}	2.4	—	V

Table 3. DC Electrical Characteristics (Continued)

Characteristic	Symbol	Min	Max	Unit
I_{OL} = 7.0mA $\overline{BR}$ $\overline{BG}$ $\overline{ABB}$/$\overline{IRQ2}$ $\overline{TS}$ A[0-31] TT[0-4] $\overline{TBST}$ TSIZE[0–3] $\overline{AACK}$ $\overline{ARTRY}$ $\overline{DBG}$ $\overline{DBB}$/$\overline{IRQ3}$ D[0-63] DP(0)/$\overline{RSRV}$/$\overline{EXT\_BR2}$ DP(1)/$\overline{IRQ1}$/$\overline{EXT\_BG2}$ DP(2)/$\overline{TLBISYNC}$/$\overline{IRQ2}$/$\overline{EXT\_DBG2}$ DP(3)/$\overline{IRQ3}$/$\overline{EXT\_BR3}$/$\overline{CKSTP\_OUT}$ DP(4)/$\overline{IRQ4}$/$\overline{EXT\_BG3}$/$\overline{CORE\_SREST}$ DP(5)/$\overline{TBEN}$/$\overline{IRQ5}$/$\overline{EXT\_DBG3}$ DP(6)/CSE(0)/$\overline{IRQ6}$ DP(7)/CSE(1)/$\overline{IRQ7}$ $\overline{PSDVAL}$ $\overline{TA}$ $\overline{TEA}$ $\overline{GBL}$/$\overline{IRQ1}$ $\overline{CI}$/BADDR29/$\overline{IRQ2}$ $\overline{WT}$/BADDR30/$\overline{IRQ3}$ $\overline{L2\_HIT}$/$\overline{IRQ4}$ $\overline{CPU\_BG}$/BADDR31/$\overline{IRQ5}$ $\overline{CPU\_DBG}$ $\overline{CPU\_BR}$ $\overline{IRQ0}$/$\overline{NMI\_OUT}$ $\overline{IRQ7}$/$\overline{INT\_OUT}$/$\overline{APE}$ $\overline{PORESET}$ $\overline{HRESET}$ $\overline{SRESET}$ $\overline{RSTCONF}$ $\overline{QREQ}$	V_{OL}	—	0.4	V

Table 3. DC Electrical Characteristics (Continued)

Characteristic	Symbol	Min	Max	Unit
I_{OL} = 5.3mA $\overline{CS}$[0-9] $\overline{CS}$(10)/$\overline{BCTL1}$ $\overline{CS}$(11)/AP(0) BADDR[27–28] $\overline{ALE}$ $\overline{BCTL0}$ $\overline{PWE}$(0:7)/$\overline{PSDDQM}$(0:7)/$\overline{PBS}$(0:7) PSDA10/PGPL0 $\overline{PSDWE}$/PGPL1 POE/PSDRAS/PGPL2 PSDCAS/PGPL3 PGTA/PUPMWAIT/PGPL4/PPBS PSDAMUX/PGPL5 LWE[0–3]LSDDQM[0:3]/LBS[0–3]/PCI_CFG[0–3 LSDA10/LGPL0/PCI_MODCKH0 LSDWE/LGPL1/PCI_MODCKH1 LOE/LSDRAS/LGPL2/PCI_MODCKH2 LSDCAS/LGPL3/PCI_MODCKH3 LGTA/LUPMWAIT/LGPL4/$\overline{LPBS}$ LSDAMUX/LGPL5/PCI_MODCK $\overline{LWR}$ MODCK1/AP(1)/TC(0)/BNKSEL(0) MODCK2/AP(2)/TC(1)/BNKSEL(1) MODCK3/AP(3)/TC(2)/BNKSEL(2) I_{OL} = 3.2mA L_A14/PAR L_A15/$\overline{FRAME}$/$\overline{SMI}$ L_A16/$\overline{TRDY}$ L_A17/$\overline{IRDY}$/CKSTP_OUT L_A18/$\overline{STOP}$ L_A19/$\overline{DEVSEL}$ L_A20/IDSEL L_A21/$\overline{PERR}$ L_A22/$\overline{SERR}$ L_A23/$\overline{REQ0}$ L_A24/$\overline{REQ1}$/HSEJSW L_A25/$\overline{GNT0}$ L_A26/$\overline{GNT1}$/$\overline{HSLED}$ L_A27/$\overline{GNT2}$/$\overline{HSENUM}$ L_A28/$\overline{RST}$/CORE_SRESET L_A29/$\overline{INTA}$ L_A30/$\overline{REQ2}$ L_A31 LCL_D(0-31)/AD(0-31) LCL_DP(0-3)/C/$\overline{BE}$(0-3) PA[0–31] PB[4–31] PC[0–31] PD[4–31] TDO	V_{OL}	—	0.4	V

1 The leakage current is measured for nominal VDDH and VDD or both VDDH and VDD must vary in the same direction; that is, VDDH and VDD either both vary in the positive direction (+5% and +0.1 Vdc) or both vary in the negative direction (-5% and -0.1 Vdc).

1.2.2 Thermal Characteristics

Table 4 describes thermal characteristics.

Table 4. Thermal Characteristics

Characteristic	Symbol	Value		Unit	Air Flow
		480 TBGA (ZU package)	**516 PBGA (VR package)**		
Junction to ambient—single-layer board[1]	θ_{JA}	13.07	24	°C/W	Natural convection
		9.55	18		1 m/s
Junction to ambient—four-layer board	θ_{JA}	10.48	16	°C/W	Natural convection
		7.78	13		1 m/s

[1] Assumes no thermal vias

1.2.3 Power Considerations

The average chip-junction temperature, T_J, in °C can be obtained from the following:

$$T_J = T_A + (P_D \times \theta_{JA}) \tag{1}$$

where

T_A = ambient temperature °C

θ_{JA} = package thermal resistance, junction to ambient, °C/W

$P_D = P_{INT} + P_{I/O}$

$P_{INT} = I_{DD} \times V_{DD}$ Watts (chip internal power)

$P_{I/O}$ = power dissipation on input and output pins (determined by user)

For most applications $P_{I/O} < 0.3 \times P_{INT}$. If $P_{I/O}$ is neglected, an approximate relationship between P_D and T_J is the following:

$$P_D = K/(T_J + 273° \text{ C}) \tag{2}$$

Solving equations (1) and (2) for K gives:

$$K = P_D \times (T_A + 273° \text{ C}) + \theta_{JA} \times P_D^2 \tag{3}$$

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring P_D (at equilibrium) for a known T_A. Using this value of K, the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A.

1.2.3.1 Layout Practices

Each V_{CC} pin should be provided with a low-impedance path to the board's power supply. Each ground pin should likewise be provided with a low-impedance path to ground. The power supply pins drive distinct groups of logic on chip. The V_{CC} power supply should be bypassed to ground using at least four 0.1 µF by-pass capacitors located as close as possible to the four sides of the package. The capacitor leads and associated printed circuit traces connecting to chip V_{CC} and ground should be kept to less than half an inch per capacitor lead. A four-layer board is recommended, employing two inner layers as V_{CC} and GND planes.

All output pins on the MPC8250 have fast rise and fall times. Printed circuit (PC) trace interconnection length should be minimized in order to minimize overdamped conditions and reflections caused by these fast output switching times. This recommendation particularly applies to the address and data buses. Maximum PC trace lengths of six inches are recommended. Capacitance calculations should consider all device loads as well as parasitic capacitances due to the PC traces. Attention to proper PCB layout and bypassing becomes especially critical in systems with higher capacitive loads because these loads create higher transient currents in the V_{CC} and GND circuits. Pull up all unused inputs or signals that will be inputs during reset. Special care should be taken to minimize the noise levels on the PLL supply pins.

Table 5 provides preliminary, estimated power dissipation for various configurations. Note that suitable thermal management is required for conditions above $P_D = 3W$ (when the ambient temperature is 70° C or greater) to ensure the junction temperature does not exceed the maximum specified value. Also note that the I/O power should be included when determining whether to use a heat sink.

Table 5. Estimated Power Dissipation for Various Configurations[1]

Bus (MHz)	CPM Multiplier	Core CPU Multiplier	CPM (MHz)	CPU (MHz)	$P_{INT}(W)$[2]			
					Vddl 1.8 Volts		Vddl 2.0 Volts	
					Nominal	Maximum	Nominal	Maximum
66.66	2	3	133	200	1.2	2	1.8	2.3
66.66	2.5	3	166	200	1.3	2.1	1.9	2.3
66.66	3	4	200	266	—	—	2.3	2.9
66.66	3	4.5	200	300	—	—	2.4	3.1
83.33	2	3	166	250	—	—	2.2	2.8
83.33	2	3	166	250	—	—	2.2	2.8
83.33	2.5	3.5	208	291	—	—	2.4	3.1

[1] Test temperature = room temperature (25° C)
[2] $P_{INT} = I_{DD} \times V_{DD}$ Watts

1.2.4   AC Electrical Characteristics

The following sections include illustrations and tables of clock diagrams, signals, and CPM outputs and inputs for the 66 MHz MPC8250 device. Note that AC timings are based on a 50-p*f* load. Typical output buffer impedances are shown in Table 6.

Table 6. Output Buffer Impedances[1]

Output Buffers	Typical Impedance (Ω)
60x bus	40
Local bus	40
Memory controller	40
Parallel I/O	46
PCI	25

[1] These are typical values at 65° C. The impedance may vary
by ±25% with process and temperature.

Electrical and Thermal Characteristics

Table 7 lists CPM output characteristics.

Table 7. AC Characteristics for CPM Outputs[1]

Spec_num Max/Min	Characteristic	Max Delay (ns)		Min Delay (ns)	
		66 MHz	83 MHz	66 MHz	83 MHz
sp36a/sp37a	FCC outputs—internal clock (NMSI)	6	5.5	1	1
sp36b/sp37b	FCC outputs—external clock (NMSI)	14	12	2	1
sp40/sp41	TDM outputs/SI	25	16	5	4
sp38a/sp39a	SCC/SMC/SPI/I2C outputs—internal clock (NMSI)	19	16	1	0.5
sp38b/sp39b	Ex_SCC/SMC/SPI/I2C outputs—external clock (NMSI)	19	16	2	1
sp42/sp43	PIO/TIMER/DMA outputs	14	11	1	0.5

[1] Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are measured at the pin.

Table 8 lists CPM input characteristics.

Table 8. AC Characteristics for CPM Inputs[1]

Spec_num	Characteristic	Setup (ns)		Hold (ns)	
		66 MHz	83 MHz	66 MHz	83 MHz
sp16a/sp17a	FCC inputs—internal clock (NMSI)	10	8	0	0
sp16b/sp17b	FCC inputs—external clock (NMSI)	3	2.5	3	2
sp20/sp21	TDM inputs/SI	15	12	12	10
sp18a/sp19a	SCC/SMC/SPI/I2C inputs—internal clock (NMSI)	20	16	0	0
sp18b/sp19b	SCC/SMC/SPI/I2C inputs—external clock (NMSI)	5	4	5	4
sp22/sp23	PIO/TIMER/DMA inputs	10	8	3	3

[1] Input specifications are measured from the 50% level of the signal to the 50% level of the rising edge of CLKIN. Timings are measured at the pin.

Note that although the specifications generally reference the rising edge of the clock, the following AC timing diagrams also apply when the falling edge is the active edge.

Figure 2 shows the FCC external clock.

Figure 2. FCC External Clock Diagram

MPC8250 Hardware Specifications

PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE

Figure 3 shows the FCC internal clock.

Figure 3. FCC Internal Clock Diagram

Figure 4 shows the SCC/SMC/SPI/I^{2}C external clock.

Figure 4. SCC/SMC/SPI/I^{2}C External Clock Diagram

Figure 5 shows the SCC/SMC/SPI/I^{2}C internal clock.

Figure 5. SCC/SMC/SPI/I^{2}C Internal Clock Diagram

Electrical and Thermal Characteristics

Figure 6 shows PIO, timer, and DMA signals.

Figure 6. PIO, Timer, and DMA Signal Diagram

Table 9 lists SIU input characteristics.

Table 9. AC Characteristics for SIU Inputs[1]

Spec_num	Characteristic	Setup (ns)		Hold (ns)	
		66 MHz	83 MHz	66 MHz	83 MHz
sp11/sp10	AACK/ARTRY/TA/TS/TEA/DBG/BG/BR	6	5	1	1
sp12/sp10	Data bus in normal mode	5	4	1	1
sp13/sp10	Data bus in ECC and PARITY modes	8	6	1	1
sp14/sp10	DP pins	7	6	1	1
sp15/sp10	All other pins	5	4	1	1

[1] Input specifications are measured from the 50% level of the signal to the 50% level of
the rising edge of CLKIN. Timings are measured at the pin.

Table 10 lists SIU output characteristics.

Table 10. AC Characteristics for SIU Outputs[1]

Spec_num Max/Min	Characteristic	Max Delay (ns)		Min Delay (ns)	
		66 MHz	83 MHz	66 MHz	83 MHz
sp31/sp30	PSDVAL/TEA/TA	7	6	0.5	0.5
sp32/sp30	ADD/ADD_atr./BADDR/CI/GBL/WT	8	6.5	0.5	0.5
sp33a/sp30	Data bus	6.5	6.5	0.5	0.5
sp33b/sp30	DP	8	7	0.5	0.5
sp34/sp30	memc signals/ALE	6	5	0.5	0.5
sp35/sp30	all other signals	6	5.5	0.5	0.5

[1] Output specifications are measured from the 50% level of the rising edge of CLKIN to
the 50% level of the signal. Timings are measured at the pin.

Activating data pipelining (setting BR*x*[DR] in the memory controller) improves the AC timing. When data pipelining is activated, sp12 can be used for data bus setup even when ECC or PARITY are used. Also, sp33a can be used as the AC specification for DP signals.

Figure 7 shows TDM input and output signals.

Figure 7. TDM Signal Diagram

Figure 8 shows the interaction of several bus signals.

Figure 8. Bus Signals

Figure 9 shows signal behavior for all parity modes (including ECC, RMW parity, and standard parity).

Figure 9. Parity Mode Diagram

Figure 10 shows signal behavior in MEMC mode.

Figure 10. MEMC Mode Diagram

NOTE

Generally, all MPC8250 bus and system output signals are driven from the rising edge of the input clock (CLKin). Memory controller signals, however, trigger on four points within a CLKin cycle. Each cycle is divided by four internal ticks: T1, T2, T3, and T4. T1 always occurs at the rising edge, and T3 at the falling edge, of CLKin. However, the spacing of T2 and T4 depends on the PLL clock ratio selected, as shown in Table 11.

Table 11. Tick Spacing for Memory Controller Signals

PLL Clock Ratio	Tick Spacing (T1 Occurs at the Rising Edge of CLKin)		
	T2	T3	T4
1:2, 1:3, 1:4, 1:5, 1:6	1/4 CLKin	1/2 CLKin	3/4 CLKin
1:2.5	3/10 CLKin	1/2 CLKin	8/10 CLKin
1:3.5	4/14 CLKin	1/2 CLKin	11/14 CLKin

Figure 11 is a graphical representation of Table 11.

Figure 11. Internal Tick Spacing for Memory Controller Signals

NOTE

The UPM machine outputs change on the internal tick determined by the memory controller programming; the AC specifications are relative to the internal tick. Note that SDRAM and GPCM machine outputs change on CLKin's rising edge.

1.3 Clock Configuration Modes

The MPC8250 has three clocking modes: local, PCI host, and PCI agent. The clocking mode is set according to three input pins—PCI_MODE, PCI_CFG[0], PCI_MODCK—as shown in Table 12.

Table 12. MPC8250 Clocking Modes

Pins			Clocking Mode	PCI Clock Frequency Range (MHZ)	Reference
PCI_MODE	PCI_CFG[0]	PCI_MODCK[1]			
1	—	—	Local bus	—	Table 13, Table 14
0	0	0	PCI host	50–66	Table 15, Table 16
0	0	1		25–50	
0	1	0	PCI agent	50–66	Table 17, Table 18
0	1	1		25–50	

[1] Determines PCI clock frequency range. Refer to Section 1.3.2, "PCI Mode."

In each clocking mode, the configuration of bus, core, PCI, and CPM frequencies is determined by seven bits during the power-up reset—three hardware configuration pins (MODCK[1–3]) and four bits from hardware configuration word[28–31] (MODCK_H). Both the PLLs and the dividers are set according to the selected MPC8250 clock operation mode as described in the following sections.

1.3.1 Local Bus Mode

Table 13 shows the eight basic clock configurations for the MPC8250. Another 49 configurations are available by using the configuration pin (RSTCONF) and driving four pins on the data bus.

Clock Configuration Modes

Table 13. Clock Default Configurations

MODCK[1–3]	Input Clock Frequency	CPM Multiplication Factor	CPM Frequency	Core Multiplication Factor	Core Frequency
000	33 MHz	3	100 MHz	4	133 MHz
001	33 MHz	3	100 MHz	5	166 MHz
010	33 MHz	4	133 MHz	4	133 MHz
011	33 MHz	4	133 MHz	5	166 MHz
100	66 MHz	2	133 MHz	2.5	166 MHz
101	66 MHz	2	133 MHz	3	200 MHz
110	66 MHz	2.5	166 MHz	2.5	166 MHz
111	66 MHz	2.5	166 MHz	3	200 MHz

Table 14 describes all possible clock configurations when using the hard reset configuration sequence. Note that clock configuration changes only after $\overline{POR}$ is asserted. Note also that basic modes are shown in **boldface** type.

Table 14. Clock Configuration Modes[1]

MODCK_H–MODCK[1–3]	Input Clock Frequency[2,3]	CPM Multiplication Factor[2]	CPM Frequency[2]	Core Multiplication Factor[2]	Core Frequency[2]
0001_000	33 MHz	2	66 MHz	4	133 MHz
0001_001	33 MHz	2	66 MHz	5	166 MHz
0001_010	33 MHz	2	66 MHz	6	200 MHz
0001_011	33 MHz	2	66 MHz	7	233 MHz
0001_100	33 MHz	2	66 MHz	8	266 MHz
0001_101	**33 MHz**	**3**	**100 MHz**	4	**133 MHz**
0001_110	**33 MHz**	**3**	**100 MHz**	5	**166 MHz**
0001_111	33 MHz	3	100 MHz	6	200 MHz
0010_000	33 MHz	3	100 MHz	7	233 MHz
0010_001	33 MHz	3	100 MHz	8	266 MHz
0010_010	**33 MHz**	**4**	**133 MHz**	**4**	**133 MHz**
0010_011	**33 MHz**	**4**	**133 MHz**	**5**	**166 MHz**
0010_100	33 MHz	4	133 MHz	6	200 MHz
0010_101	33 MHz	4	133 MHz	7	233 MHz
0010_110	33 MHz	4	133 MHz	8	266 MHz
0010_111	33 MHz	5	166 MHz	4	133 MHz
0011_000	33 MHz	5	166 MHz	5	166 MHz

Table 14. Clock Configuration Modes[1] (Continued)

MODCK_H–MODCK[1–3]	Input Clock Frequency[2,3]	CPM Multiplication Factor[2]	CPM Frequency[2]	Core Multiplication Factor[2]	Core Frequency[2]
0011_001	33 MHz	5	166 MHz	6	200 MHz
0011_010	33 MHz	5	166 MHz	7	233 MHz
0011_011	33 MHz	5	166 MHz	8	266 MHz
0011_100	33 MHz	6	200 MHz	4	133 MHz
0011_101	33 MHz	6	200 MHz	5	166 MHz
0011_110	33 MHz	6	200 MHz	6	200 MHz
0011_111	33 MHz	6	200 MHz	7	233 MHz
0100_000	33 MHz	6	200 MHz	8	266 MHz
0100_001	Reserved				
0100_010					
0100_011					
0100_100					
0100_101					
0100_110					
0100_111	Reserved				
0101_000					
0101_001					
0101_010					
0101_011					
0101_100					
0101_101	66 MHz	2	133 MHz	2	133 MHz
0101_110	**66 MHz**	**2**	**133 MHz**	**2.5**	**166 MHz**
0101_111	**66 MHz**	**2**	**133 MHz**	**3**	**200 MHz**
0110_000	66 MHz	2	133 MHz	3.5	233 MHz
0110_001	66 MHz	2	133 MHz	4	266 MHz
0110_010	66 MHz	2	133 MHz	4.5	300 MHz
0110_011	66 MHz	2.5	166 MHz	2	133 MHz
0110_100	**66 MHz**	**2.5**	**166 MHz**	**2.5**	**166 MHz**
0110_101	**66 MHz**	**2.5**	**166 MHz**	**3**	**200 MHz**
0110_110	66 MHz	2.5	166 MHz	3.5	233 MHz

Clock Configuration Modes

Table 14. Clock Configuration Modes[1] (Continued)

MODCK_H–MODCK[1–3]	Input Clock Frequency[2,3]	CPM Multiplication Factor[2]	CPM Frequency[2]	Core Multiplication Factor[2]	Core Frequency[2]
0110_111	66 MHz	2.5	166 MHz	4	266 MHz
0111_000	66 MHz	2.5	166 MHz	4.5	300 MHz
0111_001	66 MHz	3	200 MHz	2	133 MHz
0111_010	66 MHz	3	200 MHz	2.5	166 MHz
0111_011	66 MHz	3	200 MHz	3	200 MHz
0111_100	66 MHz	3	200 MHz	3.5	233 MHz
0111_101	66 MHz	3	200 MHz	4	266 MHz
0111_110	66 MHz	3	200 MHz	4.5	300 MHz
0111_111	66 MHz	3.5	233 MHz	2	133 MHz
1000_000	66 MHz	3.5	233 MHz	2.5	166 MHz
1000_001	66 MHz	3.5	233 MHz	3	200 MHz
1000_010	66 MHz	3.5	233 MHz	3.5	233 MHz
1000_011	66 MHz	3.5	233 MHz	4	266 MHz
1000_100	66 MHz	3.5	233 MHz	4.5	300 MHz
1100_000[4]	66 MHz	2	133 MHz	Bypass	66 MHz
1100_001[4]	66 MHz	2.5	166 MHz	Bypass	66 MHz
1100_010[4]	66 MHz	3	200 MHz	Bypass	66 MHz

[1] Because of speed dependencies, not all of the possible configurations in Table 14 are applicable.

[2] The user should choose the input clock frequency and the multiplication factors such that the frequency of the CPU is equal to or greater than 133 MHz (150 MHz for extended temperature parts) and the CPM ranges between 66–233 MHz.

[3] Input clock frequency is given only for the purpose of reference. User should set MODCK_H–MODCK_L so that the resulting configuration does not exceed the frequency rating of the user's part.

Example. If a part is rated at 266 MHz CPU, 200 MHz CPM, and 66 MHz bus, any of the following are possible (note that the three input clock frequencies are only three of many possible input clock frequencies):
1. 66 MHz input clock and MODCK_H–MODCK_L[0111–101] (with a core multiplication factor of 4 and a CPM multiplication factor of 3). The resulting configuration equals the part's maximum possible frequencies of 266 MHz CPU, 200 MHz CPM, and 66 MHz bus.
2. 50 MHz input clock and MODCK_H–MODCK_L[0111–101] to achieve a configuration of 200 MHz CPU, 150 MHz CPM, and 50 MHz bus.
3. 40 MHz input clock and MODCK_H–MODCK_L[0010–011] to achieve a configuration of 200 MHz CPU, 160 MHz CPM, and 40 MHz bus.

Note that with each example, any one of several values for MODCK_H–MODCK_L could possibly be used as long as the resulting configuration does not exceed the part's rating.

[4] At this mode the CPU PLL is bypassed (the CPU frequency equals the bus frequency).

1.3.2   PCI Mode

The following tables show the possible clock configurations for the MPC8250 in both PCI host and PCI agent modes. In addition, note the following:

NOTE

In PCI mode only, PCI_MODCK comes from the LGPL5 pin and MODCK_H[0–3] comes from {LGPL0, LGPL1, LGPL2, LGPL3}.

NOTE

The minimum Tval = 2 when PCI_MODCK = 1 and minimum Tval = 1 when PCI_MODCK = 0; therefore, board designers should use clock configurations that fit this condition to achieve PCI-compliant AC timing.

Table 15. Clock Default Configurations in PCI Host Mode (MODCK_HI = 0000)

MODCK[1–3][1]	Input Clock Frequency (Bus)	CPM Multiplication Factor	CPM Frequency	Core Multiplication Factor	Core Frequency	PCI Division Factor[2]	PCI Frequency[2]
000	66 MHz	2	133 MHz	2.5	166 MHz	2/4	66/33 MHz
001	66 MHz	2	133 MHz	3	200 MHz	2/4	66/33 MHz
010	66 MHz	2.5	166 MHz	3	200 MHz	3/6	55/28 MHz
011	66 MHz	2.5	166 MHz	3.5	233 MHz	3/6	55/28 MHz
100	66 MHz	2.5	166 MHz	4	266 MHz	3/6	55/28 MHz
101	66 MHz	3	200 MHz	3	200 MHz	3/6	66/33 MHz
110	66 MHz	3	200 MHz	3.5	233 MHz	3/6	66/33 MHz
111	66 MHz	3	200 MHz	4	266 MHz	3/6	66/33 MHz

[1] Assumes MODCK_HI = 0000.
[2] The frequency depends on the value of PCI_MODCK. If PCI_MODCK is high (logic '1'), the PCI frequency is divided by 2 (33 instead of 66 MHz, etc.) Refer to Table 12.

Table 16 describes all possible clock configurations when using the MPC8250's internal PCI bridge in host mode.

Table 16. Clock Configuration Modes in PCI Host Mode

MODCK_H – MODCK[1–3]	Input Clock Frequency[1] (Bus)	CPM Multiplication Factor	CPM Frequency	Core Multiplication Factor	Core Frequency	PCI Division Factor[2]	PCI Frequency[2]
0001_000	**33 MHz**	**3**	**100 MHz**	5	**166 MHz**	**3/6**	**33/16 MHz**
0001_001	33 MHz	3	100 MHz	6	200 MHz	3/6	33/16 MHz
0001_010	33 MHz	3	100 MHz	7	233 MHz	3/6	33/16 MHz
0001_011	33 MHz	3	100 MHz	8	266 MHz	3/6	33/16 MHz
0010_000	**33 MHz**	**4**	**133 MHz**	5	**166 MHz**	**4/8**	**33/16 MHz**
0010_001	33 MHz	4	133 MHz	6	200 MHz	4/8	33/16 MHz
0010_010	33 MHz	4	133 MHz	7	233 MHz	4/8	33/16 MHz

Clock Configuration Modes

Table 16. Clock Configuration Modes in PCI Host Mode (Continued)

MODCK_H – MODCK[1–3]	Input Clock Frequency[1] (Bus)	CPM Multiplication Factor	CPM Frequency	Core Multiplication Factor	Core Frequency	PCI Division Factor[2]	PCI Frequency[2]
0010_011	33 MHz	4	133 MHz	8	266 MHz	4/8	33/16 MHz
0011_000[3]	33 MHz	5	166 MHz	5	166 MHz	5	**33 MHz**
0011_001[3]	33 MHz	5	166 MHz	6	200 MHz	5	33 MHz
0011_010[3]	33 MHz	5	166 MHz	7	233 MHz	5	33 MHz
0011_011[3]	33 MHz	5	166 MHz	8	266 MHz	5	33 MHz
0100_000[3]	33 MHz	6	200 MHz	5	166 MHz	6	33 MHz
0100_001[3]	33 MHz	6	200 MHz	6	200 MHz	6	33 MHz
0100_010[3]	33 MHz	6	200 MHz	7	233 MHz	6	33 MHz
0100_011[3]	33 MHz	6	200 MHz	8	266 MHz	6	33 MHz
0101_000	**66 MHz**	**2**	**133 MHz**	**2.5**	**166 MHz**	**2/4**	**66/33 MHz**
0101_001	**66 MHz**	**2**	**133 MHz**	**3**	**200 MHz**	**2/4**	**66/33 MHz**
0101_010	66 MHz	2	133 MHz	3.5	233 MHz	2/4	66/33 MHz
0101_011	66 MHz	2	133 MHz	4	266 MHz	2/4	66/33 MHz
0101_100	66 MHz	2	133 MHz	4.5	300 MHz	2/4	66/33 MHz
0110_000	**66 MHz**	**2.5**	**166 MHz**	**2.5**	**166 MHz**	**3/6**	**55/28 MHz**
0110_001	**66 MHz**	**2.5**	**166 MHz**	**3**	**200 MHz**	**3/6**	**55/28 MHz**
0110_010	66 MHz	2.5	166 MHz	3.5	233 MHz	3/6	55/28 MHz
0110_011	66 MHz	2.5	166 MHz	4	266 MHz	3/6	55/28 MHz
0110_100	66 MHz	2.5	166 MHz	4.5	300 MHz	3/6	55/28 MHz
0111_000	66 MHz	3	200 MHz	2.5	166 MHz	3/6	66/33 MHz
0111_001	66 MHz	3	200 MHz	3	200 MHz	3/6	66/33 MHz
0111_010	66 MHz	3	200 MHz	3.5	233 MHz	3/6	66/33 MHz
0111_011	66 MHz	3	200 MHz	4	266 MHz	3/6	66/33 MHz
0111_100	66 MHz	3	200 MHz	4.5	300 MHz	3/6	66/33 MHz
1000_000	66 MHz	3	200 MHz	2.5	166 MHz	4/8	**50/25 MHz**
1000_001	66 MHz	3	200 MHz	3	200 MHz	4/8	50/25 MHz
1000_010	66 MHz	3	200 MHz	3.5	233 MHz	4/8	50/25 MHz
1000_011	66 MHz	3	200 MHz	4	266 MHz	4/8	50/25 MHz

PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE

Table 16. Clock Configuration Modes in PCI Host Mode (Continued)

MODCK_H –MODCK[1–3]	Input Clock Frequency[1] (Bus)	CPM Multiplication Factor	CPM Frequency	Core Multiplication Factor	Core Frequency	PCI Division Factor[2]	PCI Frequency[2]
1000_100	66 MHz	3	200 MHz	4.5	300 MHz	4/8	50/25 MHz
1001_000	66 MHz	3.5	233 MHz	2.5	166 MHz	4/8	58/29 MHz
1001_001	66 MHz	3.5	233 MHz	3	200 MHz	4/8	58/29 MHz
1001_010	66 MHz	3.5	233 MHz	3.5	233 MHz	4/8	58/29 MHz
1001_011	66 MHz	3.5	233 MHz	4	266 MHz	4/8	58/29 MHz
1001_100	66 MHz	3.5	233 MHz	4.5	300 MHz	4/8	58/29 MHz
1010_000	100 MHz	2	200 MHz	2	200 MHz	3/6	66/33 MHz
1010_001	100 MHz	2	200 MHz	2.5	250 MHz	3/6	66/33 MHz
1010_010	100 MHz	2	200 MHz	3	300 MHz	3/6	66/33 MHz
1010_011	100 MHz	2	200 MHz	3.5	350 MHz	3/6	66/33 MHz
1010_100	100 MHz	2	200 MHz	4	400 MHz	3/6	66/33 MHz
1011_000	100 MHz	2.5	250 MHz	2	200 MHz	4/8	62/31 MHz
1011_001	100 MHz	2.5	250 MHz	2.5	250 MHz	4/8	62/31MHz
1011_010	100 MHz	2.5	250 MHz	3	300 MHz	4/8	62/31 MHz
1011_011	100 MHz	2.5	250 MHz	3.5	350 MHz	4/8	62/31 MHz
1011_100	100 MHz	2.5	250 MHz	4	400 MHz	4/8	62/31 MHz
1100_000[4]	66MHz	2	133MHz	Bypass	66MHz	2/4	66/33 MHz
1100_001[4]	66MHz	2.5	166MHz	Bypass	66MHz	3/6	55/28 MHz
1100_010[4]	66MHz	3	200MHz	Bypass	66MHz	3/6	66/33 MHz

[1] Input clock frequency is given only for the purpose of reference. User should set MODCK_H–MODCK_L so that the resulting configuration does not exceed the frequency rating of the user's part.
Example. If a part is rated at 266 MHz CPU, 200 MHz CPM, and 66 MHz bus, any of the following are possible (note that the three input clock frequencies are only three of many possible input clock frequencies):
1. 66 MHz input clock, MODCK_H–MODCK_L[0111–011] (with a core multiplication factor of 4 and a CPM multiplication factor of 3), and PCI_MODCK = 0 (see note 2 below). The resulting configuration equals the part's maximum possible frequencies of 266 MHz CPU, 200 MHz CPM, 66 MHz 60x bus, and a PCI frequency of 66 MHz.
2. 50 MHz input clock, MODCK_H–MODCK_L[0111–011], and PCI_MODCK = 0 (see note 2below) to achieve a configuration of 200 MHz CPU, 150 MHz CPM, 50 MHz 60x bus, and a PCI frequency of 50 MHz.
3. 40 MHz input clock, MODCK_H–MODCK_L[0010–000], and PCI_MODCK = 0 (see note 2 below) to achieve a configuration of 200 MHz CPU, 160 MHz CPM, 40 MHz 60x bus, and a PCI frequency of 40 MHz.

Note that with each of the examples, any one of several values for MODCK_H–MODCK_L could possibly be used as long as the resulting configuration does not exceed the part's rating.

Clock Configuration Modes

[2] The frequency depends on the value of PCI_MODCK. If PCI_MODCK is high (logic '1'), the PCI frequency is
  divided by 2 (33 instead of 66 MHz, etc.). Refer to Table 12
[3] In this mode, PCI_MODCK must be "0".
[4] In this mode the Core PLL is bypassed (core frequency equals to bus frequency; for debug purpose only).

Table 17. Clock Default Configurations in PCI Agent Mode (MODCK_HI = 0000)[1]

MODCK[1–3][2]	Input Clock Frequency (PCI)[3]	CPM Multiplication Factor[3]	CPM Frequency	Core Multiplication Factor	Core Frequency[4]	Bus Division Factor	60x Bus Frequency[5]
000	66/33 MHz	2/4	133 MHz	2.5	166 MHz	2	66 MHz
001	66/33 MHz	2/4	133 MHz	3	200 MHz	2	66 MHz
010	66/33 MHz	3/6	200 MHz	3	200 MHz	3	66 MHz
011	66/33 MHz	3/6	200 MHz	4	266 MHz	3	66 MHz
100	66/33 MHz	3/6	200 MHz	3	240 MHz	2.5	80 MHz
101	66/33 MHz	3/6	200 MHz	3.5	280 MHz	2.5	80 MHz
110	66/33 MHz	4/8	266 MHz	3.5	300 MHz	3	88 MHz
111	66/33 MHz	4/8	266 MHz	3	300 MHz	2.5	100 MHz

[1] The user should verify that all buses and functions run frequencies that are within the supported ranges.
[2] Assumes MODCK_HI = 0000.
[3] The frequency depends on the value of PCI_MODCK. If PCI_MODCK is high (logic '1'), the PCI frequency is
  divided by 2 (33 instead of 66 MHz, etc.) and the CPM multiplication factor is multiplied by 2. Refer to Table 12
[4] Core frequency = (60x bus frequency)(core multiplication factor)
[5] Bus frequency = CPM frequency / bus division factor

Table 18 describes all possible clock configurations when using the MPC8250's internal PCI bridge in agent mode.

Table 18. Clock Configuration Modes in PCI Agent Mode [1]

MODCK_H – MODCK[1–3]	Input Clock Frequency (PCI)[2,3]	CPM Multiplication Factor[2]	CPM Frequency	Core Multiplication Factor	Core Frequency[4]	Bus Division Factor	60x Bus Frequency[5]
0001_001	66/33 MHz	2/4	133 MHz	5	166 MHz	4	33 MHz
0001_010	66/33 MHz	2/4	133 MHz	6	200 MHz	4	33 MHz
0001_011	66/33 MHz	2/4	133 MHz	7	233 MHz	4	33 MHz
0001_100	66/33 MHz	2/4	133 MHz	8	266 MHz	4	33 MHz
0010_001	50/25 MHz	3/6	**150 MHz**	3	180 MHz	**2.5**	**60 MHz**
0010_010	50/25 MHz	3/6	**150 MHz**	3.5	210 MHz	**2.5**	**60 MHz**
0010_011	50/25 MHz	3/6	**150 MHz**	4	240 MHz	**2.5**	**60 MHz**
0010_100	50/25 MHz	3/6	**150 MHz**	4.5	270 MHz	**2.5**	**60 MHz**
0011_000	**66/33 MHz**	2/4	**133 MHz**	2.5	**110MHz**	**3**	**44 MHz**
0011_001	66/33 MHz	2/4	**133 MHz**	3	132 MHz	3	**44 MHz**
0011_010	66/33 MHz	2/4	**133 MHz**	3.5	154 MHz	3	**44 MHz**

MPC8250 Hardware Specifications   MOTOROLA
PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE

Table 18. Clock Configuration Modes in PCI Agent Mode (Continued)[1]

MODCK_H – MODCK[1–3]	Input Clock Frequency (PCI)[2,3]	CPM Multiplication Factor[2]	CPM Frequency	Core Multiplication Factor	Core Frequency[4]	Bus Division Factor	60x Bus Frequency[5]
0011_011	66/33 MHz	2/4	**133 MHz**	4	176MHz	3	**44 MHz**
0011_100	66/33 MHz	2/4	**133 MHz**	4.5	198 MHz	3	**44 MHz**
0100_000	**66/33 MHz**	**3/6**	**200 MHz**	2.5	**166 MHz**	**3**	**66 MHz**
0100_001	66/33 MHz	3/6	**200 MHz**	3	200 MHz	**3**	**66 MHz**
0100_010	66/33 MHz	3/6	**200 MHz**	3.5	233 MHz	**3**	**66 MHz**
0100_011	66/33 MHz	3/6	**200 MHz**	4	266 MHz	**3**	**66 MHz**
0100_100	66/33 MHz	3/6	**200 MHz**	4.5	300 MHz	**3**	**66 MHz**
0101_000[6]	33 MHz	5	166 MHz	2.5	**166 MHz**	2.5	**66 MHz**
0101_001[6]	33 MHz	5	166 MHz	3	200 MHz	2.5	**66 MHz**
0101_010[6]	33 MHz	5	166 MHz	3.5	233 MHz	2.5	66 MHz
0101_011[6]	33 MHz	5	166 MHz	4	266 MHz	2.5	66 MHz
0101_100[6]	33 MHz	5	166 MHz	4.5	300 MHz	2.5	66 MHz
0110_000	50/25 MHz	4/8	200 MHz	2.5	166 MHz	3	66 MHz
0110_001	50/25 MHz	4/8	200 MHz	3	200 MHz	3	66 MHz
0110_010	50/25 MHz	4/8	200 MHz	3.5	233 MHz	3	66 MHz
0110_011	50/25 MHz	4/8	200 MHz	4	266 MHz	3	66 MHz
0110_100	50/25 MHz	4/8	200 MHz	4.5	300 MHz	3	66 MHz
0111_000	66/33 MHz	3/6	200 MHz	2	200 MHz	2	100 MHz
0111_001	66/33 MHz	3/6	200 MHz	2.5	250 MHz	2	100 MHz
0111_010	66/33 MHz	3/6	200 MHz	3	300 MHz	2	100 MHz
0111_011	66/33 MHz	3/6	200 MHz	3.5	350 MHz	2	100 MHz
1000_000	66/33 MHz	3/6	200 MHz	2	160 MHz	2.5	80 MHz
1000_001	66/33 MHz	3/6	200 MHz	2.5	200 MHz	2.5	80 MHz
1000_010	66/33 MHz	3/6	200 MHz	3	240 MHz	2.5	80 MHz
1000_011	66/33 MHz	3/6	200 MHz	3.5	280 MHz	2.5	80 MHz
1000_100	66/33 MHz	3/6	200 MHz	4	320 MHz	2.5	80 MHz
1000_101	66/33 MHz	3/6	200 MHz	4.5	360 MHz	2.5	80 MHz
1001_000	66/33 MHz	4/8	266 MHz	2.5	166 MHz	4	66 MHz

MPC8250 Hardware Specifications
PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE

Clock Configuration Modes

Table 18. Clock Configuration Modes in PCI Agent Mode (Continued)[1]

MODCK_H – MODCK[1–3]	Input Clock Frequency (PCI)[2,3]	CPM Multiplication Factor[2]	CPM Frequency	Core Multiplication Factor	Core Frequency[4]	Bus Division Factor	60x Bus Frequency[5]
1001_001	66/33 MHz	4/8	266 MHz	3	200 MHz	4	66 MHz
1001_010	66/33 MHz	4/8	266 MHz	3.5	233 MHz	4	66 MHz
1001_011	66/33 MHz	4/8	266 MHz	4	266 MHz	4	66 MHz
1001_100	66/33 MHz	4/8	266 MHz	4.5	300 MHz	4	66 MHz
1010_000	66/33 MHz	4/8	266 MHz	2.5	222 MHz	3	88 MHz
1010_001	66/33 MHz	4/8	266 MHz	3	266 MHz	3	88 MHz
1010_010	66/33 MHz	4/8	266 MHz	3.5	300 MHz	3	88 MHz
1010_011	66/33 MHz	4/8	266 MHz	4	350 MHz	3	88 MHz
1010_100	66/33 MHz	4/8	266 MHz	4.5	400 MHz	3	88 MHz
1011_000	66/33 MHz	4/8	266 MHz	2	212MHz	2.5	106 MHz
1011_001	66/33 MHz	4/8	266 MHz	2.5	265 MHz	2.5	106 MHz
1011_010	66/33 MHz	4/8	266 MHz	3	318 MHz	2.5	106 MHz
1011_011	66/33 MHz	4/8	266 MHz	3.5	371 MHz	2.5	106 MHz
1011_100	66/33 MHz	4/8	266 MHz	4	424 MHz	2.5	106 MHz
1100_000[7]	66/33MHz	2/4	133MHz	Bypass	66MHz	2	66 MHz
1100_001[7]	66/33MHz	3/6	200MHz	Bypass	80MHz	2.5	80 MHz
1100_010[7]	66/33MHz	3/6	200MHz	Bypass	66MHz	3	66 MHz

[1] The user should verify that all buses and functions run frequencies that are within the supported ranges.

[2] The frequency depends on the value of PCI_MODCK. If PCI_MODCK is high (logic '1'), the PCI frequency is divided by 2 (33 instead of 66 MHz, etc.) and the CPM multiplication factor is multiplied by 2. Refer to Table 12

[3] Input clock frequency is given only for the purpose of reference. User should set MODCK_H–MODCK_L so that the resulting configuration does not exceed the frequency rating of the user's part.
Example. If a part is rated at 266 MHz CPU, 200 MHz CPM, and 66 MHz bus, any of the following are possible (note that the three input clock frequencies are only three of many possible input clock frequencies):
1. 50 MHz input clock, MODCK_H–MODCK_L[0110–011] (with a core multiplication factor of 4, a CPM multiplication factor of 4, and a bus division factor of 3), and PCI_MODCK = 0 (see note 2 above). The PCI frequency is 50 MHz and the resulting configuration equals the part's maximum possible frequencies   of 266 MHz CPU, 200 MHz CPM, and 66 MHz 60x bus.
2. 66 MHz input clock, MODCK_H–MODCK_L[0100–001], and PCI_MODCK = 1 (see note 2 above) to achieve a PCI frequency of 33 MHz and a configuration of 200MHz CPU, 200 MHz CPM, and 66 MHz 60x bus.
3. 40 MHz input clock, MODCK_H–MODCK_L[1001–011], and PCI_MODCK = 0 (see note 2 above) to achieve a PCI frequency of 40 MHz and a configuration of 160 MHz CPU, 160 MHz CPM, and 40 MHz 60x bus.

Note that with each of the examples, any one of several values for MODCK_H–MODCK_L could possibly be used as long as the resulting configuration does not exceed the part's rating.

^{4} Core frequency = (60x bus frequency)(core multiplication factor)
^{5} Bus frequency = CPM frequency / bus division factor
^{6} In this mode, PCI_MODCK must be "1".
^{7} In this mode the Core PLL is bypassed (core frequency equals bus frequency; for debug purpose only).

1.4 Pinout

This section provides the pin assignments and pinout list for the MPC8250.

1.4.1 ZU Package

The following figures and table represent the standard 480 TBGA package. For information on the alternate package, refer to Section 1.4.2, "VR Package" on page 40.

1.4.1.1 ZU Pin Assignments

Figure 12 shows the pinout of the ZU package as viewed from the top surface.

Pinout

Figure 12. Pinout of the 480 TBGA Package as Viewed from the Top Surface

Figure 13 shows the side profile of the TBGA package to indicate the direction of the top surface view.

Figure 13. Side View of the TBGA Package

MPC8250 Hardware Specifications   MOTOROLA
PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE

Table 19 shows the pinout list of the ZU package of the MPC8250. Table 20 defines conventions and acronyms used in Table 19.

Table 19. MPC8250 ZU Package Pinout List

Pin Name	Ball
$\overline{\text{BR}}$	W5
$\overline{\text{BG}}$	F4
$\overline{\text{ABB}}/\overline{\text{IRQ2}}$	E2
$\overline{\text{TS}}$	E3
A0	G1
A1	H5
A2	H2
A3	H1
A4	J5
A5	J4
A6	J3
A7	J2
A8	J1
A9	K4
A10	K3
A11	K2
A12	K1
A13	L5
A14	L4
A15	L3
A16	L2
A17	L1
A18	M5
A19	N5
A20	N4
A21	N3
A22	N2
A23	N1
A24	P4
A25	P3
A26	P2
A27	P1
A28	R1

Table 19. MPC8250 ZU Package Pinout List (Continued)

Pin Name	Ball
A29	R3
A30	R5
A31	R4
TT0	F1
TT1	G4
TT2	G3
TT3	G2
TT4	F2
$\overline{\text{TBST}}$	D3
TSIZ0	C1
TSIZ1	E4
TSIZ2	D2
TSIZ3	F5
$\overline{\text{AACK}}$	F3
$\overline{\text{ARTRY}}$	E1
$\overline{\text{DBG}}$	V1
$\overline{\text{DBB}}/\overline{\text{IRQ3}}$	V2
D0	B20
D1	A18
D2	A16
D3	A13
D4	E12
D5	D9
D6	A6
D7	B5
D8	A20
D9	E17
D10	B15
D11	B13
D12	A11
D13	E9
D14	B7
D15	B4
D16	D19
D17	D17

MPC8250 Hardware Specifications MOTOROLA
PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE

Table 19. MPC8250 ZU Package Pinout List (Continued)

Pin Name	Ball
D18	D15
D19	C13
D20	B11
D21	A8
D22	A5
D23	C5
D24	C19
D25	C17
D26	C15
D27	D13
D28	C11
D29	B8
D30	A4
D31	E6
D32	E18
D33	B17
D34	A15
D35	A12
D36	D11
D37	C8
D38	E7
D39	A3
D40	D18
D41	A17
D42	A14
D43	B12
D44	A10
D45	D8
D46	B6
D47	C4
D48	C18
D49	E16
D50	B14
D51	C12
D52	B10

PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE

Table 19. MPC8250 ZU Package Pinout List (Continued)

Pin Name	Ball
D53	A7
D54	C6
D55	D5
D56	B18
D57	B16
D58	E14
D59	D12
D60	C10
D61	E8
D62	D6
D63	C2
DP0/$\overline{\text{RSRV}}$/$\overline{\text{EXT\_BR2}}$	B22
$\overline{\text{IRQ1}}$/DP1/$\overline{\text{EXT\_BG2}}$	A22
$\overline{\text{IRQ2}}$/DP2/TLBISYNC/$\overline{\text{EXT\_DBG2}}$	E21
$\overline{\text{IRQ3}}$/DP3/$\overline{\text{CKSTP\_OUT}}$/$\overline{\text{EXT\_BR3}}$	D21
$\overline{\text{IRQ4}}$/DP4/$\overline{\text{CORE\_SRESET}}$/$\overline{\text{EXT\_BG3}}$	C21
$\overline{\text{IRQ5}}$/DP5/TBEN/$\overline{\text{EXT\_DBG3}}$	B21
$\overline{\text{IRQ6}}$/DP6/CSE0	A21
$\overline{\text{IRQ7}}$/DP7/CSE1	E20
$\overline{\text{PSDVAL}}$	V3
$\overline{\text{TA}}$	C22
$\overline{\text{TEA}}$	V5
$\overline{\text{GBL}}$/$\overline{\text{IRQ1}}$	W1
$\overline{\text{CI}}$/BADDR29/$\overline{\text{IRQ2}}$	U2
$\overline{\text{WT}}$/BADDR30/$\overline{\text{IRQ3}}$	U3
L2_HIT/$\overline{\text{IRQ4}}$	Y4
$\overline{\text{CPU\_BG}}$/BADDR31/$\overline{\text{IRQ5}}$	U4
$\overline{\text{CPU\_DBG}}$	R2
$\overline{\text{CPU\_BR}}$	Y3
$\overline{\text{CS0}}$	F25
$\overline{\text{CS1}}$	C29
$\overline{\text{CS2}}$	E27
$\overline{\text{CS3}}$	E28
$\overline{\text{CS4}}$	F26
$\overline{\text{CS5}}$	F27

PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE

Table 19. MPC8250 ZU Package Pinout List (Continued)

Pin Name	Ball
$\overline{CS6}$	F28
$\overline{CS7}$	G25
$\overline{CS8}$	D29
$\overline{CS9}$	E29
$\overline{CS10}/\overline{BCTL1}$	F29
$\overline{CS11}/AP0$	G28
BADDR27	T5
BADDR28	U1
ALE	T2
$\overline{BCTL0}$	A27
$\overline{PWE0}/\overline{PSDDQM0}/\overline{PBS0}$	C25
$\overline{PWE1}/\overline{PSDDQM1}/\overline{PBS1}$	E24
$\overline{PWE2}/\overline{PSDDQM2}/\overline{PBS2}$	D24
$\overline{PWE3}/\overline{PSDDQM3}/\overline{PBS3}$	C24
$\overline{PWE4}/\overline{PSDDQM4}/\overline{PBS4}$	B26
$\overline{PWE5}/\overline{PSDDQM5}/\overline{PBS5}$	A26
$\overline{PWE6}/\overline{PSDDQM6}/\overline{PBS6}$	B25
$\overline{PWE7}/\overline{PSDDQM7}/\overline{PBS7}$	A25
PSDA10/PGPL0	E23
$\overline{PSDWE}/PGPL1$	B24
$\overline{POE}/\overline{PSDRAS}/PGPL2$	A24
$\overline{PSDCAS}/PGPL3$	B23
$\overline{PGTA}/PUPMWAIT/PGPL4/\overline{PPBS}$	A23
PSDAMUX/PGPL5	D22
$\overline{LWE0}/\overline{LSDDQM0}/\overline{LBS0}/PCI\_CFG0$	H28
$\overline{LWE1}/\overline{LSDDQM1}/\overline{LBS1}/PCI\_CFG1$	H27
$\overline{LWE2}/\overline{LSDDQM2}/\overline{LBS2}/PCI\_CFG2$	H26
$\overline{LWE3}/\overline{LSDDQM3}/\overline{LBS3}/PCI\_CFG3$	G29
LSDA10/LGPL0/PCI_MODCKH0	D27
$\overline{LSDWE}/LGPL1/PCI\_MODCKH1$	C28
$\overline{LOE}/\overline{LSDRAS}/LGPL2/PCI\_MODCKH2$	E26
$\overline{LSDCAS}/LGPL3/PCI\_MODCKH3$	D25
$\overline{LGTA}/LUPMWAIT/LGPL4/\overline{LPBS}$	C26
LGPL5/LSDAMUX/PCI_MODCK	B27
$\overline{LWR}$	D28

Table 19. MPC8250 ZU Package Pinout List (Continued)

Pin Name	Ball
L_A14/PAR	N27
L_A15/$\overline{\text{FRAME}}$/$\overline{\text{SMI}}$	T29
L_A16/$\overline{\text{TRDY}}$	R27
L_A17/$\overline{\text{IRDY}}$/$\overline{\text{CKSTP\_OUT}}$	R26
L_A18/$\overline{\text{STOP}}$	R29
L_A19/$\overline{\text{DEVSEL}}$	R28
L_A20/IDSEL	W29
L_A21/$\overline{\text{PERR}}$	P28
L_A22/$\overline{\text{SERR}}$	N26
L_A23/$\overline{\text{REQ0}}$	AA27
L_A24/$\overline{\text{REQ1}}$/HSEJSW	P29
L_A25/$\overline{\text{GNT0}}$	AA26
L_A26/$\overline{\text{GNT1}}$/HSLED	N25
L_A27/$\overline{\text{GNT2}}$/HSENUM	AA25
L_A28/$\overline{\text{RST}}$/$\overline{\text{CORE\_SRESET}}$	AB29
L_A29/$\overline{\text{INTA}}$	AB28
L_A30/$\overline{\text{REQ2}}$	P25
L_A31/DLLOUT	AB27
LCL_D0/AD0	H29
LCL_D1/AD1	J29
LCL_D2/AD2	J28
LCL_D3/AD3	J27
LCL_D4/AD4	J26
LCL_D5/AD5	J25
LCL_D6/AD6	K25
LCL_D7/AD7	L29
LCL_D8/AD8	L27
LCL_D9/AD9	L26
LCL_D10/AD10	L25
LCL_D11/AD11	M29
LCL_D12/AD12	M28
LCL_D13/AD13	M27
LCL_D14/AD14	M26
LCL_D15/AD15	N29
LCL_D16/AD16	T25

Table 19. MPC8250 ZU Package Pinout List (Continued)

Pin Name	Ball
LCL_D17/AD17	U27
LCL_D18/AD18	U26
LCL_D19/AD19	U25
LCL_D20/AD20	V29
LCL_D21/AD21	V28
LCL_D22/AD22	V27
LCL_D23/AD23	V26
LCL_D24/AD24	W27
LCL_D25/AD25	W26
LCL_D26/AD26	W25
LCL_D27/AD27	Y29
LCL_D28/AD28	Y28
LCL_D29/AD29	Y25
LCL_D30/AD30	AA29
LCL_D31/AD31	AA28
LCL_DP0/C0/$\overline{BE0}$	L28
LCL_DP1/C1/$\overline{BE1}$	N28
LCL_DP2/C2/$\overline{BE2}$	T28
LCL_DP3/C3/$\overline{BE3}$	W28
$\overline{IRQ0}$/NMI_OUT	T1
$\overline{IRQ7}$/INT_OUT/APE	D1
$\overline{TRST}$	AH3
TCK	AG5
TMS	AJ3
TDI	AE6
TDO	AF5
$\overline{TRIS}$	AB4
$\overline{PORESET}$	AG6
$\overline{HRESET}$	AH5
$\overline{SRESET}$	AF6
$\overline{QREQ}$	AA3
$\overline{RSTCONF}$	AJ4
MODCK1/AP1/TC0/BNKSEL0	W2
MODCK2/AP2/TC1/BNKSEL1	W3
MODCK3/AP3/TC2/BNKSEL2	W4

Table 19. MPC8250 ZU Package Pinout List (Continued)

Pin Name	Ball
XFC	AB2
CLKIN1	AH4
PA0/$\overline{\text{RESTART1}}$/$\overline{\text{DREQ3}}$	AC29
PA1/$\overline{\text{REJECT1}}$/$\overline{\text{DONE3}}$	AC25
PA2/CLK20/$\overline{\text{DACK3}}$	AE28
PA3/CLK19/$\overline{\text{DACK4}}$/L1RXD1A2	AG29
PA4/$\overline{\text{REJECT2}}$/$\overline{\text{DONE4}}$	AG28
PA5/$\overline{\text{RESTART2}}$/$\overline{\text{DREQ4}}$	AG26
PA6	AE24
PA7/SMSYN2	AH25
PA8/SMRXD2	AF23
PA9/SMTXD2	AH23
PA10/MSNUM5	AE22
PA11/MSNUM4	AH22
PA12/MSNUM3	AJ21
PA13/MSNUM2	AH20
PA14/FCC1_RXD3	AG19
PA15/FCC1_RXD2	AF18
PA16/FCC1_RXD1	AF17
PA17/FCC1_RXD0/FCC1_RXD	AE16
PA18/FCC1_TXD0/FCC1_TXD	AJ16
PA19/FCC1_TXD1	AG15
PA20/FCC1_TXD2	AJ13
PA21/FCC1_TXD3	AE13
PA22	AF12
PA23	AG11
PA24/MSNUM1	AH9
PA25/MSNUM0	AJ8
PA26/FCC1_MII_RX_ER	AH7
PA27/FCC1_MII_RX_DV	AF7
PA28/FCC1_MII_TX_EN	AD5
PA29/FCC1_MII_TX_ER	AF1
PA30/FCC1_MII_CRS/$\overline{\text{FCC1\_RTS}}$	AD3
PA31/FCC1_MII_COL	AB5
PB4/FCC3_TXD3/L1RSYNCA2/$\overline{\text{FCC3\_RTS}}$	AD28

PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE

Table 19. MPC8250 ZU Package Pinout List (Continued)

Pin Name	Ball
PB5/FCC3_TXD2/L1TSYNCA2/L1GNTA2	AD26
PB6/FCC3_TXD1/L1RXDA2/L1RXD0A2	AD25
PB7/FCC3_TXD0/FCC3_TXD/L1TXDA2/L1TXD0A2	AE26
PB8/FCC3_RXD0/FCC3_RXD/TXD3	AH27
PB9/FCC3_RXD1/L1TXD2A2	AG24
PB10/FCC3_RXD2	AH24
PB11/FCC3_RXD3	AJ24
PB12/FCC3_MII_CRS/TXD2	AG22
PB13/FCC3_MII_COL/L1TXD1A2	AH21
PB14/FCC3_MII_TX_EN/RXD3	AG20
PB15/FCC3_MII_TX_ER/RXD2	AF19
PB16/FCC3_MII_RX_ER/CLK18	AJ18
PB17/FCC3_MII_RX_DV/CLK17	AJ17
PB18/FCC2_RXD3/L1CLKOD2/L1RXD2A2	AE14
PB19/FCC2_RXD2/L1RQD2/L1RXD3A2	AF13
PB20/FCC2_RXD1/L1RSYNCD2/L1TXD1A1	AG12
PB21/FCC2_RXD0/FCC2_RXD/L1TSYNCD2/L1GNTD2	AH11
PB22/FCC2_TXD0/FCC2_TXD/L1RXDD2	AH16
PB23/FCC2_TXD1/L1TXDD2	AE15
PB24/FCC2_TXD2/L1RSYNCC2	AJ9
PB25/FCC2_TXD3/L1TSYNCC2/L1GNTC2	AE9
PB26/FCC2_MII_CRS/L1RXDC2	AJ7
PB27/FCC2_MII_COL/L1TXDC2	AH6
PB28/FCC2_MII_RX_ER/$\overline{FCC2\_RTS}$/L1TSYNCB2/L1GNTB2/TXD1	AE3
PB29/L1RSYNCB2/FCC2_MII_TX_EN	AE2
PB30/FCC2_MII_RX_DV/L1RXDB2	AC5
PB31/FCC2_MII_TX_ER/L1TXDB2	AC4
PC0/DREQ1/BRGO7/$\overline{SMSYN2}$/L1CLKOA2	AB26
PC1/DREQ2/BRGO6/$\overline{L1RQA2}$	AD29
PC2/$\overline{FCC3\_CD}$/$\overline{DONE2}$	AE29
PC3/$\overline{FCC3\_CTS}$/$\overline{DACK2}$/$\overline{CTS4}$	AE27
PC4/SI2_L1ST4/$\overline{FCC2\_CD}$	AF27
PC5/SI2_L1ST3/$\overline{FCC2\_CTS}$	AF24
PC6/$\overline{FCC1\_CD}$	AJ26
PC7/$\overline{FCC1\_CTS}$	AJ25

Table 19. MPC8250 ZU Package Pinout List (Continued)

Pin Name	Ball
PC8/$\overline{CD4}$/RENA4/SI2_L1ST2/$\overline{CTS3}$	AF22
PC9/$\overline{CTS4}$/CLSN4/SI2_L1ST1/L1TSYNCA2/L1GNTA2	AE21
PC10/$\overline{CD3}$/RENA3	AF20
PC11/$\overline{CTS3}$/CLSN3/L1TXD3A2	AE19
PC12/$\overline{CD2}$/RENA2	AE18
PC13/$\overline{CTS2}$/CLSN2	AH18
PC14/$\overline{CD1}$/RENA1	AH17
PC15/$\overline{CTS1}$/CLSN1/SMTXD2	AG16
PC16/CLK16/TIN4	AF15
PC17/CLK15/TIN3/BRGO8	AJ15
PC18/CLK14/$\overline{TGATE2}$	AH14
PC19/CLK13/BRGO7	AG13
PC20/CLK12/$\overline{TGATE1}$	AH12
PC21/CLK11/BRGO6	AJ11
PC22/CLK10/$\overline{DONE1}$	AG10
PC23/CLK9/BRGO5/$\overline{DACK1}$	AE10
PC24/CLK8/$\overline{TOUT4}$	AF9
PC25/CLK7/BRGO4	AE8
PC26/CLK6/$\overline{TOUT3}$/TMCLK	AJ6
PC27/FCC3_TXD/FCC3_TXD0/CLK5/BRGO3	AG2
PC28/CLK4/TIN1/$\overline{TOUT2}$/$\overline{CTS2}$/CLSN2	AF3
PC29/CLK3/TIN2/BRGO2/$\overline{CTS1}$/CLSN1	AF2
PC30/CLK2/$\overline{TOUT1}$	AE1
PC31/CLK1/BRGO1	AD1
PD4/BRGO8/$\overline{FCC3\_RTS}$/SMRXD2	AC28
PD5/$\overline{DONE1}$	AD27
PD6/$\overline{DACK1}$	AF29
PD7/SMSYN1FCC1_TXCLAV2	AF28
PD8/SMRXD1/BRGO5	AG25
PD9/SMTXD1/BRGO3	AH26
PD10/L1CLKOB2/BRGO4	AJ27
PD11/$\overline{L1RQB2}$	AJ23
PD12	AG23
PD13	AJ22
PD14/L1CLKOC2/I2CSCL	AE20

PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE

Table 19. MPC8250 ZU Package Pinout List (Continued)

Pin Name	Ball
PD15/$\overline{\text{L1RQC2}}$/I2CSDA	AJ20
PD16/SPIMISO	AG18
PD17/BRGO2/SPIMOSI	AG17
PD18/SPICLK	AF16
PD19/SPISEL/BRGO1	AH15
PD20/$\overline{\text{RTS4}}$/TENA4/L1RSYNCA2	AJ14
PD21/TXD4/L1RXD0A2/L1RXDA2	AH13
PD22/RXD4/L1TXD0A2/L1TXDA2	AJ12
PD23/$\overline{\text{RTS3}}$/TENA3	AE12
PD24/TXD3	AF10
PD25/RXD3	AG9
PD26/$\overline{\text{RTS2}}$/TENA2	AH8
PD27/TXD2	AG7
PD28/RXD2	AE4
PD29/$\overline{\text{RTS1}}$/TENA1	AG1
PD30/TXD1	AD4
PD31/RXD1	AD2
VCCSYN	AB3
VCCSYN1	B9
GNDSYN	AB1
CLKIN2	AE11
SPARE4[1]	U5
$\overline{\text{PCI\_MODE}}$[2]	AF25
SPARE6[1]	V4
THERMAL0[3]	AA1
THERMAL1[3]	AG4
I/O power	AG21, AG14, AG8, AJ1, AJ2, AH1, AH2, AG3, AF4, AE5, AC27, Y27, T27, P27, K26, G27, AE25, AF26, AG27, AH28, AH29, AJ28, AJ29, C7, C14, C16, C20, C23, E10, A28, A29, B28, B29, C27, D26, E25, H3, M4, T3, AA4, A1, A2, B1, B2, C3, D4, E5

Table 19. MPC8250 ZU Package Pinout List (Continued)

Pin Name	Ball
Core Power	U28, U29, K28, K29, A9, A19, B19, M1, M2, Y1, Y2, AC1, AC2, AH19, AJ19, AH10, AJ10, AJ5
Ground	AA5, AF21, AF14, AF8, AE7, AF11, AE17, AE23, AC26, AB25, Y26, V25, T26, R25, P26, M25, K27, H25, G26, D7, D10, D14, D16, D20, D23, C9, E11, E13, E15, E19, E22, B3, G5, H4, K5, M3, P5, T4, Y5, AA2, AC3

[1] Must be pulled down or left floating.
[2] If PCI is not desired, this pin should be pulled up or left floating.
[3] For information on how to use this pin, refer to *MPC8260 PowerQUICC II Thermal Resistor Guide* (AN2271/D) available at www.motorola.com/semiconductors.

Symbols used in Table 19 are described in Table 20.

Table 20. Symbol Legend

Symbol	Meaning
OVERBAR	Signals with overbars, such as $\overline{TA}$, are active low.
MII	Indicates that a signal is part of the media independent interface.

1.4.2   VR Package

The following figures and table represent the alternate 516 PBGA package. For information on the standard package for the MPC8250, refer to Section 1.4.1, "ZU Package" on page 27.

1.4.2.1   VR Pin Assignments

Figure 14 shows the pinout of the VR package as viewed from the top surface.

Figure 14. Pinout of the 516 PBGA Package (View from Top)

Figure 15 shows the side profile of the PBGA package to indicate the direction of the top surface view.

Figure 15. Side View of the PBGA Package

Table 21 shows the pinout list of the MPC8250VR. Table 20 defines conventions and acronyms used in Table 21.

Pinout

<p align="center">**Table 21. MPC8250 VR Package Pinout List**</p>

Pin Name	Ball
$\overline{BR}$	C16
$\overline{BG}$	D2
$\overline{ABB}/\overline{IRQ2}$	C1
$\overline{TS}$	D1
A0	D5
A1	E8
A2	C4
A3	B4
A4	A4
A5	D7
A6	D8
A7	C6
A8	B5
A9	B6
A10	C7
A11	C8
A12	A6
A13	D9
A14	F11
A15	B7
A16	B8
A17	C9
A18	A7
A19	B9
A20	E11
A21	A8
A22	D11
A23	B10
A24	C11
A25	A9
A26	B11
A27	C12
A28	D12
A29	A10
A30	B12

PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE

Table 21. MPC8250 VR Package Pinout List (Continued)

Pin Name	Ball
A31	B13
TT0	E7
TT1	B3
TT2	F8
TT3	A3
TT4	C3
$\overline{\text{TBST}}$	F5
TSIZ0	E3
TSIZ1	E2
TSIZ2	E1
TSIZ3	E4
$\overline{\text{AACK}}$	D3
$\overline{\text{ARTRY}}$	C2
$\overline{\text{DBG}}$	A14
$\overline{\text{DBB}}/\overline{\text{IRQ3}}$	C15
D0	W4
D1	Y1
D2	V1
D3	P4
D4	N3
D5	K5
D6	J4
D7	G1
D8	AB1
D9	U4
D10	U2
D11	N6
D12	N1
D13	L1
D14	J5
D15	G3
D16	AA2
D17	W1
D18	T3
D19	T1

PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE

Table 21. MPC8250 VR Package Pinout List (Continued)

Pin Name	Ball
D20	M2
D21	K2
D22	J1
D23	G4
D24	U5
D25	T5
D26	P5
D27	P3
D28	M3
D29	K3
D30	H2
D31	G5
D32	AA1
D33	V2
D34	U1
D35	P2
D36	M4
D37	K4
D38	H3
D39	F2
D40	Y2
D41	U3
D42	T2
D43	N2
D44	M5
D45	K1
D46	H4
D47	F1
D48	W2
D49	T4
D50	R3
D51	N4
D52	M1
D53	J2
D54	H5

PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE

Table 21. MPC8250 VR Package Pinout List (Continued)

Pin Name	Ball
D55	F3
D56	V3
D57	R5
D58	R2
D59	N5
D60	L2
D61	J3
D62	H1
D63	F4
DP0/$\overline{\text{RSRV}}$/$\overline{\text{EXT\_BR2}}$	AB3
$\overline{\text{IRQ1}}$/DP1/$\overline{\text{EXT\_BG2}}$	W5
$\overline{\text{IRQ2}}$/DP2/TLBISYNC/$\overline{\text{EXT\_DBG2}}$	AC2
$\overline{\text{IRQ3}}$/DP3/$\overline{\text{CKSTP\_OUT}}$/$\overline{\text{EXT\_BR3}}$	AA3
$\overline{\text{IRQ4}}$/DP4/CORE_SRESET/$\overline{\text{EXT\_BG3}}$	AD1
$\overline{\text{IRQ5}}$/DP5/$\overline{\text{TBEN}}$/$\overline{\text{EXT\_DBG3}}$	AC1
$\overline{\text{IRQ6}}$/DP6/CSE0	AB2
$\overline{\text{IRQ7}}$/DP7/CSE1	Y3
$\overline{\text{PSDVAL}}$	D15
$\overline{\text{TA}}$	Y4
$\overline{\text{TEA}}$	D16
$\overline{\text{GBL}}$/$\overline{\text{IRQ1}}$	E15
$\overline{\text{CI}}$/BADDR29/$\overline{\text{IRQ2}}$	D14
$\overline{\text{WT}}$/BADDR30/$\overline{\text{IRQ3}}$	E14
L2_HIT/$\overline{\text{IRQ4}}$	A17
$\overline{\text{CPU\_BG}}$/BADDR31/$\overline{\text{IRQ5}}$	B14
$\overline{\text{CPU\_DBG}}$	F13
$\overline{\text{CPU\_BR}}$	B17
$\overline{\text{CS0}}$	AC6
$\overline{\text{CS1}}$	AD6
$\overline{\text{CS2}}$	AE6
$\overline{\text{CS3}}$	AB7
$\overline{\text{CS4}}$	AF7
$\overline{\text{CS5}}$	AC7
$\overline{\text{CS6}}$	AD7
$\overline{\text{CS7}}$	AF8

PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE

Table 21. MPC8250 VR Package Pinout List (Continued)

Pin Name	Ball
$\overline{\text{CS8}}$	AE8
$\overline{\text{CS9}}$	AD8
$\overline{\text{CS10}}$/$\overline{\text{BCTL1}}$	AC8
$\overline{\text{CS11}}$/AP0	AB8
BADDR27	C13
BADDR28	A12
ALE	D13
$\overline{\text{BCTL0}}$	AF4
PWE0/PSDDQM0/PBS0	AA5
$\overline{\text{PWE1}}$/$\overline{\text{PSDDQM1}}$/$\overline{\text{PBS1}}$	AE4
$\overline{\text{PWE2}}$/$\overline{\text{PSDDQM2}}$/$\overline{\text{PBS2}}$	AD4
$\overline{\text{PWE3}}$/$\overline{\text{PSDDQM3}}$/$\overline{\text{PBS3}}$	AF3
$\overline{\text{PWE4}}$/$\overline{\text{PSDDQM4}}$/$\overline{\text{PBS4}}$	AB4
$\overline{\text{PWE5}}$/$\overline{\text{PSDDQM5}}$/$\overline{\text{PBS5}}$	AE3
$\overline{\text{PWE6}}$/$\overline{\text{PSDDQM6}}$/$\overline{\text{PBS6}}$	AF2
$\overline{\text{PWE7}}$/$\overline{\text{PSDDQM7}}$/$\overline{\text{PBS7}}$	AD3
PSDA10/PGPL0	AE2
$\overline{\text{PSDWE}}$/PGPL1	AD2
$\overline{\text{POE}}$/$\overline{\text{PSDRAS}}$/PGPL2	AE1
$\overline{\text{PSDCAS}}$/PGPL3	AC3
$\overline{\text{PGTA}}$/PUPMWAIT/PGPL4/$\overline{\text{PPBS}}$	W6
PSDAMUX/PGPL5	AA4
$\overline{\text{LWE0}}$/$\overline{\text{LSDDQM0}}$/$\overline{\text{LBS0}}$/PCI_CFG0	AC9
$\overline{\text{LWE1}}$/$\overline{\text{LSDDQM1}}$/$\overline{\text{LBS1}}$/PCI_CFG1	AD9
$\overline{\text{LWE2}}$/$\overline{\text{LSDDQM2}}$/$\overline{\text{LBS2}}$/PCI_CFG2	AE9
$\overline{\text{LWE3}}$/$\overline{\text{LSDDQM3}}$/$\overline{\text{LBS3}}$/PCI_CFG3	AF9
LSDA10/LGPL0/PCI_MODCKH0	AB6
$\overline{\text{LSDWE}}$/LGPL1/PCI_MODCKH1	AF5
$\overline{\text{LOE}}$/$\overline{\text{LSDRAS}}$/LGPL2/PCI_MODCKH2	AE5
$\overline{\text{LSDCAS}}$/LGPL3/PCI_MODCKH3	AD5
$\overline{\text{LGTA}}$/LUPMWAIT/LGPL4/$\overline{\text{LPBS}}$	AC5
LGPL5/LSDAMUX/PCI_MODCK	AB5
$\overline{\text{LWR}}$	AF6
L_A14/PAR	AE13
L_A15/$\overline{\text{FRAME}}$/$\overline{\text{SMI}}$	AD15

PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE

Table 21. MPC8250 VR Package Pinout List (Continued)

Pin Name	Ball
L_A16/$\overline{\text{TRDY}}$	AF16
L_A17/$\overline{\text{IRDY}}$/$\overline{\text{CKSTP\_OUT}}$	AF15
L_A18/$\overline{\text{STOP}}$	AE15
L_A19/$\overline{\text{DEVSEL}}$	AE14
L_A20/IDSEL	AC17
L_A21/$\overline{\text{PERR}}$	AD14
L_A22/$\overline{\text{SERR}}$	AF13
L_A23/$\overline{\text{REQ0}}$	AE20
L_A24/$\overline{\text{REQ1}}$/HSEJSW	AC14
L_A25/$\overline{\text{GNT0}}$	AC19
L_A26/$\overline{\text{GNT1}}$/HSLED	AD13
L_A27/$\overline{\text{GNT2}}$/HSENUM	AF21
L_A28/$\overline{\text{RST}}$/$\overline{\text{CORE\_SRESET}}$	AF22
L_A29/$\overline{\text{INTA}}$	AE21
L_A30/$\overline{\text{REQ2}}$	AB14
L_A31/DLLOUT	AD20
LCL_D0/AD0	AB9
LCL_D1/AD1	AB10
LCL_D2/AD2	AC10
LCL_D3/AD3	AD10
LCL_D4/AD4	AE10
LCL_D5/AD5	AF10
LCL_D6/AD6	AF11
LCL_D7/AD7	AB12
LCL_D8/AD8	AB11
LCL_D9/AD9	AF12
LCL_D10/AD10	AE11
LCL_D11/AD11	AC13
LCL_D12/AD12	AC12
LCL_D13/AD13	AB13
LCL_D14/AD14	AD12
LCL_D15/AD15	AF14
LCL_D16/AD16	AF17
LCL_D17/AD17	AE16
LCL_D18/AD18	AD16

Pinout

Table 21. MPC8250 VR Package Pinout List (Continued)

Pin Name	Ball
LCL_D19/AD19	AC16
LCL_D20/AD20	AB16
LCL_D21/AD21	AF18
LCL_D22/AD22	AE17
LCL_D23/AD23	AD17
LCL_D24/AD24	AB17
LCL_D25/AD25	AE18
LCL_D26/AD26	AD18
LCL_D27/AD27	AC18
LCL_D28/AD28	AE19
LCL_D29/AD29	AF20
LCL_D30/AD30	AD19
LCL_D31/AD31	AB18
LCL_DP0/C0/$\overline{BE0}$	AE12
LCL_DP1/C1/$\overline{BE1}$	AA13
LCL_DP2/C2/$\overline{BE2}$	AC15
LCL_DP3/C3/$\overline{BE3}$	AF19
$\overline{IRQ0}$/NMI_OUT	A11
$\overline{IRQ7}$/$\overline{INT\_OUT}$/$\overline{APE}$	E5
$\overline{TRST}$	F22
TCK	A24
TMS	C24
TDI	A25
TDO	B24
$\overline{TRIS}$	C19
$\overline{PORESET}$	B25
$\overline{HRESET}$	D24
$\overline{SRESET}$	E23
$\overline{QREQ}$	D18
$\overline{RSTCONF}$	E24
MODCK1/AP1/TC0/BNKSEL0	B16
MODCK2/AP2/TC1/BNKSEL1	F16
MODCK3/AP3/TC2/BNKSEL2	A15
XFC	A18
CLKIN1	G22

PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE

Table 21. MPC8250 VR Package Pinout List (Continued)

Pin Name	Ball
PA0/$\overline{\text{RESTART1}}$/DREQ3	AC20
PA1/$\overline{\text{REJECT1}}$/$\overline{\text{DONE3}}$	AC21
PA2/CLK20/$\overline{\text{DACK3}}$	AF25
PA3/CLK19/$\overline{\text{DACK4}}$/L1RXD1A2	AE24
PA4/$\overline{\text{REJECT2}}$/$\overline{\text{DONE4}}$	AA21
PA5/$\overline{\text{RESTART2}}$/DREQ4	AD25
PA6	AC24
PA7/SMSYN2	AA22
PA8/SMRXD2	AA23
PA9/SMTXD2	Y26
PA10/MSNUM5	W22
PA11/MSNUM4	W23
PA12/MSNUM3	V26
PA13/MSNUM2	V25
PA14/FCC1_RXD3	T22
PA15/FCC1_RXD2	T25
PA16/FCC1_RXD1	R24
PA17/FCC1_RXD0/FCC1_RXD	P22
PA18/FCC1_TXD0/FCC1_TXD	N26
PA19/FCC1_TXD1	N23
PA20/FCC1_TXD2	K26
PA21/FCC1_TXD3	L23
PA22	K23
PA23	H26
PA24/MSNUM1	F25
PA25/MSNUM0	D26
PA26/FCC1_MII_RX_ER	D25
PA27/FCC1_MII_RX_DV	C25
PA28/FCC1_MII_TX_EN	C22
PA29/FCC1_MII_TX_ER	B21
PA30/FCC1_MII_CRS/$\overline{\text{FCC1\_RTS}}$	A20
PA31/FCC1_MII_COL	A19
PB4/FCC3_TXD3/L1RSYNCA2/$\overline{\text{FCC3\_RTS}}$	AD21
PB5/FCC3_TXD2/L1TSYNCA2/ L1GNTA2	AD22
PB6/FCC3_TXD1/L1RXDA2/L1RXD0A2	AC22

Table 21. MPC8250 VR Package Pinout List (Continued)

Pin Name	Ball
PB7/FCC3_TXD0/FCC3_TXD/ L1TXDA2/L1TXD0A2	AE26
PB8/FCC3_RXD0/FCC3_RXD/TXD3	AB23
PB9/FCC3_RXD1/L1TXD2A2	AC26
PB10/FCC3_RXD2	AB26
PB11/FCC3_RXD3	AA25
PB12/FCC3_MII_CRS/TXD2	W26
PB13/FCC3_MII_COL/L1TXD1A2	W25
PB14/FCC3_MII_TX_EN/RXD3	V24
PB15/FCC3_MII_TX_ER/RXD2	U24
PB16/FCC3_MII_RX_ER/CLK18	R22
PB17/FCC3_MII_RX_DV/CLK17	R23
PB18/FCC2_RXD3/L1CLKOD2/ L1RXD2A2	M23
PB19FCC2_RXD2/L1RQD2/L1RXD3A2	L24
PB20/FCC2_RXD1/L1RSYNCD2/ L1TXD1A1	K24
PB21/FCC2_RXD0/FCC2_RXD/ L1TSYNCD2/L1GNTD2	L21
PB22/FCC2_TXD0/FCC2_TXD/ L1RXDD2	P25
PB23/FCC2_TXD1/L1TXDD2	N25
PB24/FCC2_TXD2/L1RSYNCC2	E26
PB25/FCC2_TXD3/L1TSYNCC2/ L1GNTC2	H23
PB26/FCC2_MII_CRS/L1RXDC2	C26
PB27/FCC2_MII_COL/L1TXDC2	B26
PB28/FCC2_MII_RX_ER/$\overline{FCC2\_RTS}$/ L1TSYNCB2/L1GNTB2/TXD1	A22
PB29/L1RSYNCB2/ FCC2_MII_TX_EN	A21
PB30/FCC2_MII_RX_DV/L1RXDB2	E20
PB31/FCC2_MII_TX_ER/L1TXDB2	C20
PC0/DREQ1/BRGO7/$\overline{SMSYN2}$/ L1CLKOA2	AE22
PC1/DREQ2/BRGO6/$\overline{L1RQA2}$	AA19
PC2/$\overline{FCC3\_CD}$/$\overline{DONE2}$	AF24
PC3/$\overline{FCC3\_CTS}$/DACK2/CTS4	AE25
PC4/SI2_L1ST4/$\overline{FCC2\_CD}$	AB22
PC5/SI2_L1ST3/$\overline{FCC2\_CTS}$	AC25
PC6/$\overline{FCC1\_CD}$	AB25
PC7/$\overline{FCC1\_CTS}$	AA24
PC8/$\overline{CD4}$/RENA4/SI2_L1ST2/$\overline{CTS3}$	Y24
PC9/$\overline{CTS4}$/CLSN4/SI2_L1ST1/ L1TSYNCA2/L1GNTA2	U22

PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE

Table 21. MPC8250 VR Package Pinout List (Continued)

Pin Name	Ball
PC10/$\overline{\text{CD3}}$/RENA3	V23
PC11/$\overline{\text{CTS3}}$/CLSN3/L1TXD3A2	U23
PC12/$\overline{\text{CD2}}$/RENA2	T26
PC13/$\overline{\text{CTS2}}$/CLSN2	R26
PC14/$\overline{\text{CD1}}$/RENA1	P26
PC15/$\overline{\text{CTS1}}$/CLSN1/SMTXD2	P24
PC16/CLK16/TIN4	M26
PC17/CLK15/TIN3/BRGO8	L26
PC18/CLK14/$\overline{\text{TGATE2}}$	M24
PC19/CLK13/BRGO7	L22
PC20/CLK12/$\overline{\text{TGATE1}}$	K25
PC21/CLK11/BRGO6	J25
PC22/CLK10/$\overline{\text{DONE1}}$	G26
PC23/CLK9/BRGO5/$\overline{\text{DACK1}}$	F26
PC24/CLK8/$\overline{\text{TOUT4}}$	G24
PC25/CLK7/BRGO4	E25
PC26/CLK6/$\overline{\text{TOUT3}}$/TMCLK	G23
PC27/FCC3_TXD/FCC3_TXD0/CLK5/ BRGO3	B23
PC28/CLK4/TIN1/$\overline{\text{TOUT2}}$/$\overline{\text{CTS2}}$/CLSN2	E22
PC29/CLK3/TIN2/BRGO2/$\overline{\text{CTS1}}$/CLSN1	E21
PC30/CLK2/$\overline{\text{TOUT1}}$	D21
PC31/CLK1/BRGO1	B20
PD4/BRGO8/$\overline{\text{FCC3\_RTS}}$/SMRXD2	AF23
PD5/$\overline{\text{DONE1}}$	AE23
PD6/$\overline{\text{DACK1}}$	AB21
PD7/SMSYN1/FCC1_TXCLAV2	AD23
PD8/SMRXD1/BRGO5	AD26
PD9/SMTXD1/BRGO3	Y22
PD10/L1CLKOB2/BRGO4	AB24
PD11/$\overline{\text{L1RQB2}}$	Y23
PD12	AA26
PD13	W24
PD14/L1CLKOC2/I2CSCL	V22
PD15/$\overline{\text{L1RQC2}}$/I2CSDA	U26
PD16/SPIMISO	T23

PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE

Table 21. MPC8250 VR Package Pinout List (Continued)

Pin Name	Ball
PD17/BRGO2/SPIMOSI	R25
PD18/SPICLK	P23
PD19/SPISEL/BRGO1	N22
PD20/$\overline{\text{RTS4}}$/TENA4/L1RSYNCA2	M25
PD21/TXD4/L1RXD0A2/L1RXDA2	L25
PD22/RXD4L1TXD0A2/L1TXDA2	J26
PD23/$\overline{\text{RTS3}}$/TENA3	K22
PD24/TXD3	G25
PD25/RXD3	H24
PD26/$\overline{\text{RTS2}}$/TENA2	F24
PD27/TXD2	H22
PD28/RXD2	B22
PD29/$\overline{\text{RTS1}}$/TENA1	D22
PD30/TXD1	C21
PD31/RXD1	E19
VCCSYN	D19
VCCSYN1	K6
GNDSYN	B18
CLKIN2	K21
SPARE4[1]	C14
$\overline{\text{PCI\_MODE}}$[2]	AD24
SPARE6[1]	B15
THERMAL0[3]	E17
THERMAL1[3]	C23
I/O power	E6, F6, H6, L5, L6, P6, T6, U6, V5, Y5, AA6, AA8, AA10, AA11, AA14, AA16, AA17, AB19, AB20, W21, U21, T21, P21, N21, M22, J22, H21, F21, F19, F17, E16, F14, E13, E12, F10, E10, E9

Table 21. MPC8250 VR Package Pinout List (Continued)

Pin Name	Ball
Core Power	L3, V4, W3, AC11, AD11, AB15, U25, T24, J24, H25, F23, B19, D17, C17, D10, C10
Ground	A2, B1, B2, A5, C5, C18, D4, D6, G2, L4, P1, R1, R4, AC4, AE7, AC23, Y25, N24, J23, A23, D23, D20, E18, A13, A16, K10, K11, K12, K13, K14, K15, K16, K17, L10, L11, L12, L13, L14, L15, L16, L17, M10, M11, M12, M13, M14, M15, M16, M17, N10, N11, N12, N13, N14, N15, N16, N17, P10, P11, P12, P13, P14, P15, P16, P17, R10, R11,R12, R13, R14, R15, R16, R17, T10, T11, T12, T13, T14, T15, T16, T17, U10, U11, U12, U13, U14, U15, U16, U17

[1] Must be pulled down or left floating.
[2] If PCI is not desired, must be pulled up or left floating.
[3] For information on how to use this pin, refer to *MPC8260 PowerQUICC II Thermal Resistor Guide* (AN2271/D).

1.5 Package Description

The following sections provide the package parameters and mechanical dimensions.

1.5.1 Package Parameters

Package parameters are provided in Table 22.

Table 22. Package Parameters

Package	Devices	Outline (mm)	Type	Interconnects	Pitch (mm)	Nominal Unmounted Height (mm)
ZU	MPC8250	37.5 x 37.5	TBGA	480	1.27	1.55
VR	MPC8250VR	27 x 27	PBGA	516	1	2.25

1.5.2   Mechanical Dimensions

1.5.2.1   ZU Package Dimensions

Figure 16 provides the mechanical dimensions and bottom surface nomenclature of the 480 TBGA package.

Notes:
1. Dimensions and Tolerancing per ASME Y14.5M-1994.
2. Dimensions in millimeters.
3. Dimension b is measured at the maximum solder ball diameter, parallel to primary data A.
4. Primary data A and the seating plane are defined by the spherical crowns of the solder balls.

Dim	Millimeters	
	Min	Max
A	1.45	1.65
A1	0.60	0.70
A2	0.85	0.95
A3	0.25	—
b	0.65	0.85
D	37.50 BSC	
D1	35.56 REF	
e	1.27 BSC	
E	37.50 BSC	
E1	35.56 REF	

Figure 16. Mechanical Dimensions and Bottom Surface Nomenclature—480 TBGA

1.5.2.2   VR Package Dimensions

Figure 17 provides the mechanical dimensions and bottom surface nomenclature of the 516 PBGA package.

Figure 17. Mechanical Dimensions and Bottom Surface Nomenclature—516 PBGA

PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE

1.6 Ordering Information

Figure 18 provides an example of the Motorola part numbering nomenclature for the MPC8250. In addition to the processor frequency, the part numbering scheme also consists of a part modifier that indicates any enhancement(s) in the part from the original production design. Each part number also contains a revision code that refers to the die mask revision number and is specified in the part numbering scheme for identification purposes only. For more information, contact your local Motorola sales office.

Figure 18. Motorola Part Number Key

Table 23. Document Revision History

Document Revision	Substantive Changes
0	Initial version
0.1	• Note 2 for Table 4 (changes in italics): "...greater than *or equal to 266* MHz, *200* MHz CPM..." • Updated Figure 15 • Table 18: core and bus frequency values for the following ranges of MODCK_HMODCK: 0011_000 to 0011_100 and 1011_000 to 1011_1000 • Table 19: footnotes added to pins at AE11, AF25, U5, and V4.
0.2	• Table 19: modified notes to pins AE11 and AF25. • Table 19: added note to pins AA1 and AG4 (Therm0 and Therm1).
0.3	• Table 19: modified note to pinAF25.
0.4	• Table 2: Notes 2 and 3 • Addition of note on page 8:VDDH and VDD tracking • Table 14: Note 3 • Table 16: Note 1 • Table 18: Note 3
0.5	Addition of VR (516 PBGA) package information. Refer to sections 1.2.2, 1.4.2, and 1.5.
0.6	Table 21, "VR Pinout": corrected ball assignment for the following pins—A12–A17, $\overline{\text{TA}}$, PD5, PC2.
0.7	Table 21, "VR Pinout": Addition of L3 to the Core (VDDx) pin list (page 53)
0.8	Table 21, "VR Pinout": Addition of C18 to the Ground (GND) pin list (page 53)

PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE

Ordering Information

MPC8250EC/D

Motorola : Semiconductors :

MPC8250 : PowerQUICC II™ Integrated Communications Processor

The PowerQUICC II™ integrated communications processor family delivers excellent integration of processing power for networking and communications peripherals, providing customers with an innovative, total system solution for building high-end communications systems. Motorola's PowerQUICC II processor family is the next generation of Motorola's leading PowerQUICC™ line of integrated communications processors, providing higher performance in all areas of device operation, including greater flexibility, extended capabilities, and higher integration.

Motorola's leading PowerQUICC architecture integrates two processing blocks. One block is a high-performance embedded G2 core and the second block is the Communications Processor Module (CPM). The CPM of the MPC8250 processor can support up to three fast serial communications controllers (FCCs), one multichannel controller (MCC), four serial communications controllers (SCCs), two serial management controllers (SMCs), one serial peripheral interface (SPI) and one I2C interface. The combination of the G2 core and the CPM, along with the versatility and performance of the PowerQUICC II processor family, provides customers with enormous potential in developing networking and communications products while significantly reducing time-to-market development stages.

Link Block Diagram

MPC8250 Features

Product Highlights

- 200-300 MHz high-speed embedded G2 core
- Powerful memory controller and system functions
- Enhanced 32-bit RISC communications processor module
- Up to three multiport 10/100 Mbps ethernet MAC
- Up to 128 HDLC channels (each channel 64 Kbps, full duplex)
- Up to four 10 Mbps ethernet MAC
- Integrated PCI interface
- Strong 3rd-party tools support from Motorola's Smart Networks alliance members

Typical Applications

- Remote Access Concentrators
- Regional Office Routers
- Cellular Infrastructure equipment
- Telecom Switching Equipment
- Ethernet Switches
- T1/E1-to-T3/E3 Bridges
- xDSL Systems

Technical Specifications

Page Contents

- Features
- Documentation
- Tools
- Rich Media
- Orderable Parts

Other Info

- FAQs
- Literature Services
- Networking
- PowerPC ISA
- PowerQUICC™ Communication Processors
- Security Processors
- 3rd Party Design Help
- 3rd Party Tool Vendors

Rate this Page

--   -   0   +   ++

Care to Comment?

- Embedded G2 core at 200-300 MHz
  - 570 MIPS at 300 MHz (Dhrystone 2.1)
  - High-performance, superscalar microprocessor
  - Disable CPU mode
  - Supports the Motorola external L2 cache chip (MPC2605)
  - Improved low-power core
  - 16 Kbyte data and 16 Kbyte instruction cache
  - Memory Management Unit
  - Floating Point Unit
  - Common On-chip Processor (COP)
- System Interface Unit (SIU)
  - Memory controller, including two dedicated SDRAM machines
  - PCI up to 66 MHz
  - Hardware bus monitor and software watchdog timer
  - IEEE 1149.1 JTAG test access port
- High-Performance CPM with operating frequency of 133 MHz
  - Parallel I/0 registers
  - On-board 32 Kbytes of dual-port RAM
  - One multichannel controller (MCC), each supporting 128 full-duplex, 64 Kbps, HDLC lines
  - Virtual DMA functionality
  - Three FCCs supporting 10/100 Mbps Ethernet (up to three) (IEEE 802.3X with Flow Control)
  - Three MII interfaces
  - Four TDM interfaces (T1/E1) supporting four T1 lines or one T3 line
- Two bus architectures: one 64-bit 60x bus and one 32-bit PCI or local bus
  - Integrated PCI interface
- 1.8V or 2.0V internal and 3.3V I/O
- 300 MHz power consumption: ~3 W
- Package: 480 TBGA package (37.5 x 37.5 mm)
- Integrated PCI capability

MPC8250VR Features

- 603e core with 16K inst and 16K data caches
- 64-bit 60x bus, 32-bit PCI bus, no local bus
- Three FCCs for 10/100 Ethernet
- 128 HDLC channels, 4 TDMs
- 4 SCCs, 2 SMCs, SPI, I2C
- 80KB ROM, 32KB RAM
- Memory controller built from SDRAM, UPM, GPCM machines
- Performance
  - 200 MHz CPU, 166 MHz CPM, 66 MHz bus
  - ~ 1.5W @ full performance, 2.0V
  - Extended Temp Available (-40?C to 105?C)
  - Technology
    - HIP4 .25 micron, 3.3V I/O, 2.0V Core
    - 516 PBGA, 27x27mm, 1mm ball pitch

MPC8260 Derivatives

	8250	8255	8260	8264	8265	8266
Serial Communications Controllers (SCCs)	4	4	4	4	4	4
Fast Communication Controllers (FCCs)	3	2	3	3	3	3
I-Cache (Kbyte)	16	16	16	16	16	16

D-Cache (Kbyte)	16	16	16	16	16	16
Ethernet (10T)	Up to 4	Up to 4	Up to 4	Up to 4	Up to 4	Up to 4
Ethernet (10/100)	Up to 3	Up to 2	Up to 3	Up to 3	Up to 3	Up to 3
UTOPIA II Ports	0	2	2	2	2	2
Multi-Channel HDLC	Up to 128	Up to 128	Up to 256	Up to 256	Up to 256	Up to 256
PCI Interface	Yes	--	--	--	Yes	Yes
IMA Functionality	--	--	--	Yes	--	Yes

MPC8250 Documentation

Documentation

Application Note

ID	Name	Vendor ID	Format	Size K	Rev #	Date Last Modified	Order Availability
AN1819/D	Minimum MPC8260 PowerQUICC II System Configuration	MOTOROLA	pdf	185	0.2	4/18/2002	☐
AN2059	Hints for Debugging the CPM	MOTOROLA	pdf	25	0	7/25/1997	-
AN2271/D	MPC8260 PowerQUICC II Thermal Resistor Guide	MOTOROLA	pdf	56	0.0	3/19/2002	☐
AN2290/D	MPC8260 PowerQUICC II Design Checklist	MOTOROLA	pdf	240	0	6/20/2002	☐
AN2291/D	Migration through PowerQUICC II Revisions	MOTOROLA	pdf	135	1	10/15/2002	☐
AN2335/D	MPC8260 Dual-Bus Architecture and Performance Considerations	MOTOROLA	pdf	61	0	10/15/2002	☐
AN2347/D	Using an MPC8260 and an MPC7410 with Shared Memory	MOTOROLA	pdf	461	0	10/01/2002	☐
AN2349/D	MPC8260 Reset and Configuration Word	MOTOROLA	pdf	90	0	10/01/2002	☐
AN2431/D	PowerQUICC II PCI Example Software	MOTOROLA	pdf	180	0	12/20/2002	☐
AN2431SW/D	PowerQUICC II PCI Example Software	MOTOROLA	zip	726	0	12/20/2002	☐

Data Sheets

ID	Name	Vendor ID	Format	Size K	Rev #	Date Last Modified	Order Availability
MPC8250EC/D	MPC8250 Hardware Specifications	MOTOROLA	pdf	880	0.8	10/15/2002	☐

Errata

ID	Name	Vendor ID	Format	Size K	Rev #	Date Last Modified	Order Availability
MPC8260CESUMM/D	MPC8260/XPC8260A Family Device Errata Summary	MOTOROLA	pdf	51	4.7	2/03/2003	-
XPC8260ACE/D	XPC826xA Family Device Errata Reference	MOTOROLA	pdf	88	1.0	2/03/2003	☐

Fact Sheets

ID	Name	Vendor ID	Format	Size K	Rev #	Date Last Modified	Order Availability
MPC8260FACT/D	MPC8260 PowerQUICC II Integrated Communications Processor Family	MOTOROLA	pdf	449	6	9/12/2002	☐
MPC8260MFACT/D	MPC8260 PowerQUICC II Microcode	MOTOROLA	pdf	423	1	3/27/2002	☐

Product Brief

ID	Name	Vendor ID	Format	Size K	Rev #	Date Last Modified	Order Availability
MPC8250TS/D	MPC8250 PowerQUICC II Technical Summary	MOTOROLA	pdf	85	0.1	11/12/2001	☐

Product Change Notices

ID	Name	Vendor ID	Format	Size K	Rev #	Date Last Modified	Order Availability
PCN8499	POWERQUICC (.25UM) HIP4 SPEC CHANGES	MOTOROLA	htm	11	0	1/30/2003	-

Product Numbering Scheme

ID	Name	Vendor ID	Format	Size K	Rev #	Date Last Modified	Order Availability
82XXPNS	MPC82xx Part Numbering Scheme	MOTOROLA	jpg	127	0	2/12/2002	-

Reference Manual

ID	Name	Vendor ID	Format	Size K	Rev #	Date Last Modified	Order Availability
G2CORERM/D	G2 Core Reference Manual	MOTOROLA	pdf	5176	0	12/13/2002	-
MPC603EUM/AD	MPC603e RISC Microprocessor Users Manual	MOTOROLA	pdf	5103	3	5/24/2002	☐
MPC8260AUMAD	MPC8260A (HiP4) Supplement to the MPC8260 PowerQUICC II Users Manual	MOTOROLA	pdf	212	0.1	2/27/2002	-
MPC8260BMCUMAD/D	MPC8260 Rev B ROM Microcode Additions Addendum to the MPC8260 PowerQUICC II Users Manual	MOTOROLA	pdf	1112	3.2	1/30/2003	☐
MPC8260ESS7UMAD/D	Enhanced SS7 Microcode Specification	MOTOROLA	pdf	238	0.1	12/05/2002	☐
MPC8260UM/D	MPC8260 PowerQUICC II Users Manual	MOTOROLA	pdf	10171	0	4/24/2000	☐
MPC8260UMAD/D	MPC8260 PowerQUICC II Users Manual Errata	MOTOROLA	pdf	334	6	10/31/2002	☐
MPC8265AUMAD/D	PCI Bridge Functional Specification Addendum to the MPC8260 PowerQUICC II Users Manual	MOTOROLA	pdf	1410	0.4	11/25/2002	☐

ID	Name	Vendor ID	Format	Size K	Rev #	Date Last Modified	Order Availability
[MPCBUSIF/AD](#)	The Bus Interface for 32-Bit Microprocessors that Implement the PowerPC Architecture	MOTOROLA	pdf	916	0	3/31/1997	☐
[MPCFPE32B/AD](#)	Programming Environments Manual for 32-Bit Implementations of the PowerPC Architecture	MOTOROLA	pdf	6909	2	12/21/2001	☐
[MPCFPE32BAD/AD](#)	Errata to MPCFPE32B, Programming Environments Manual for 32-Bit Implementations of the Power PC Architecture, Rev. 2	MOTOROLA	pdf	40	0	10/11/2002	-
[MPCFPE32B_CH](#)	Individual chapter downloads from the Programming Environments Manual	MOTOROLA	html	6	2	12/21/2001	-
[MPCPRGREF/D](#)	PowerPC Microprocessor Family: The Programmer's Pocket Reference Guide	MOTOROLA	pdf	375	0	1/01/1996	☐

Reports or Presentations

ID	Name	Vendor ID	Format	Size K	Rev #	Date Last Modified	Order Availability
[ORDPARTS](#)	Codec, Communication Processor, and ISDN Orderable Parts	MOTOROLA	pdf	61	-	7/30/2002	-

Selector Guide

ID	Name	Vendor ID	Format	Size K	Rev #	Date Last Modified	Order Availability
[SG1007/D](#)	Network and Communications Processors Sales Guide	MOTOROLA	pdf	164	0	12/17/2002	☐

MPC8250 Tools

Hardware Tools

Evaluation/Development Boards and Systems

ID	Name	Vendor ID	Format	Size K	Rev #	Order Availability
[MPC8266ADS-KIT](#)	MPC8266 Application Development System Kit	MOTOROLA	-	-	-	☐
[MPC8266ADS-PCI](#)	MPC8266 Application Development System (for PCI Host Mode)	MOTOROLA	-	-	-	☐
[MPC8266ADS-PCIAI](#)	MPC8266 Application Development System (Add-In Card)	MOTOROLA	-	-	-	☐

Models

BSDL

ID	Name	Vendor ID	Format	Size K	Rev #	Order Availability
MPC8260BSDL4	PowerQUICC II BSDL (HiP4) (05/06/2002)	MOTOROLA	zip	9	1	-
MPC82XX516BSDL	MPC82XX 516-pin BSDL Model (01/16/2003)	MOTOROLA	bsdl	76	0	-

IBIS

ID	Name	Vendor ID	Format	Size K	Rev #	Order Availability
MPC8250IBIS1	MPC8250 IBIS Model (HiP4) - PCI Bus Version (08/21/2002)	MOTOROLA	zip	16	2.4	-
MPC8250IBIS2	MPC8250 IBIS Model (HiP4) - Local Bus Version (08/21/2002)	MOTOROLA	zip	16	2.4	-

Software

Application Software

Code Examples

ID	Name	Vendor ID	Format	Size K	Rev #	Order Availability
MPC8260COD08	Fast Ethernet on the FCC of the PowerQUICC II (09/04/2002)	MOTOROLA	zip	336	0	-
MPC8260COD09	Multichannel Communication Controller of the PowerQUICC II (09/04/2002)	MOTOROLA	zip	176	0	-
MPC8260COD11	Example Software for the PowerQUICC II Family: FEC Frames Using PHYless MII (08/02/2002)	MOTOROLA	zip	614	0	-

Device Drivers

ID	Name	Vendor ID	Format	Size K	Rev #	Order Availability
MPC8266DRV01	PowerQUICC II PCI Driver For use with the MPC8266 Application Development System and Metrowerks CodeWarrior	MOTOROLA	zip	3492	0	-

Operating Systems

ID	Name	Vendor ID	Format	Size K	Rev #	Order Availability
RTXC	RTXC Quadros RTXC Quadros is a second generation RTOS platform from the team that brought you RTXC 3.2. This innovative operating system is designed to deliver the flexibility, scalability and code preservation required by today's embedded systems.	QUADROS	-	-	-	-

Rich Media

Rich Media

Webcast

ID	Name	Vendor ID	Format	Size K	Rev #	Order Availability
RMWCPOWERQUICC	PowerQUICC Webcast: Family Overview and Future Roadmap Abstract	MOTOROLA	html	2	1.19	-

Orderable Parts Information

PartNumber	Package Info	Life Cycle Description (code)	Remarks	Budgetary Price QTY 1000+ ($US)	Order Availability
KMPC8250ACVRIHBB	PBGA 516 27*27*1.25P1.0	PRODUCT NEWLY INTRO'D/RAMP-UP(1)	Sample quantities only	-	-
KMPC8250ACZUMHBB	TBGA 480 37*37*1.5P1.27	PRODUCT NEWLY INTRO'D/RAMP-UP(1)	Sample quantities only	-	☐
KMPC8250AVRIHBB	PBGA 516 27*27*1.25P1.0	PRODUCT NEWLY INTRO'D/RAMP-UP(1)	Sample quantities only	-	-
KMPC8250AZUPIBB	TBGA 480 37*37*1.5P1.27	PRODUCT NEWLY INTRO'D/RAMP-UP(1)	Sample quantities only	-	☐
KXPC8250ACZUMHBA	TBGA 480 37*37*1.5P1.27	PRODUCT RAPID GROWTH(2)	Sample quantities only	-	-
KXPC8250AZUPHBA	TBGA 480 37*37*1.5P1.27	PRODUCT RAPID GROWTH(2)	Sample quantities only	-	-
MPC8250ACVRIHBB	PBGA 516 27*27*1.25P1.0	PRODUCT NEWLY INTRO'D/RAMP-UP(1)	516-PBGA no-lead package	-	☐
MPC8250ACZUMHBB	TBGA 480 37*37*1.5P1.27	PRODUCT NEWLY INTRO'D/RAMP-UP(1)	Extended temperature device	-	☐
MPC8250AVRIHBB	PBGA 516 27*27*1.5P1.0	PRODUCT NEWLY INTRO'D/RAMP-UP(1)	516-PBGA no-lead package	-	☐
MPC8250AZUMHBB	TBGA 480 37*37*1.5P1.27	PRODUCT NEWLY INTRO'D/RAMP-UP(1)	-	-	☐
MPC8250AZUPIBB	TBGA 480 37*37*1.5P1.27	PRODUCT NEWLY INTRO'D/RAMP-UP(1)	-	-	☐

XPC8250ACZUIFBA	TBGA 480 37*37*1.5P1.27	NOT RECOMMENDED(DECLINING)(5)	For new designs please use MPC8250ACZUMHBB	-	-
XPC8250ACZUMHBA	TBGA 480 37*37*1.5P1.27	PRODUCT RAPID GROWTH(2)	2.1V, extended temperature device	-	-
XPC8250AZUIFBA	TBGA 480 37*37*1.5P1.27	NOT RECOMMENDED(DECLINING)(5)	For new designs please use MPC8250AZUMHBB	-	☐
XPC8250AZUMHBA	TBGA 480 37*37*1.5P1.27	PRODUCT RAPID GROWTH(2)	-	-	-
XPC8250AZUPHBA	TBGA 480 37*37*1.5P1.27	PRODUCT RAPID GROWTH(2)	-	-	-

Frequently Asked Questions

Most Recent / Valued FAQs

10 of 122 FAQs ☐ [View all FAQs related to this product](#)

ID	Category	Description	Date Last Modified
FAQ-12340	ATM	Is it possible to configure MPC8260 with Tx Master/mutliPHY and Rx Master/singlePHY. Or can the RUMP and TUMP parameters in the FPSMR be set to different values?	4/09/2002
FAQ-12570	ATM	When FCC Rx is configured to Single-Phy Master mode (FPSMR[RUMP]=0,FPSMR[RUMS]=0), and FPSMR [LAST PHY / PHY ID] is not equal to zero, the Rx cells are discarded. Why?	4/22/2002
FAQ-19004	General/Other	Chip transistor numbers	8/16/2002
FAQ-19503	PCMCIA	What is the recommended method for connecting Compact Flash to the 8260?	9/04/2002
FAQ-19469	SMC	Why does the SMC consider the 1.5us pulse as a character, while in 19200 a databit must be 52us? These pulses should be ignored by the SMC.	8/16/2002
FAQ-12582	ATM	For the 8260 FCC, assuming we using normal 53-byte ATM cells, how many bytes are received for an AAL0 cell into the receive buffer? Similarly, how many bytes are needed ...	5/15/2002
FAQ-19747	Memory	Is there any method to test ECC? For example, is there anyway to disable the update of the ECC byte on a memory write?	11/11/2002
FAQ-18773	ATM	Clarification on CP command register sub-block code for ATM	6/25/2002
FAQ-18778	ATM	What kind of address alignment is required to the RCT,TCT and TCTE tables?	6/24/2002
FAQ-12341	MCC	When converting our design from MPC8260 rev A.1 to rev C.2 or Hip4, we found several settings which worked on rev A.1, but failed on rev C.2 or Hip4, especially ...	10/24/2002