

CAT27HC256L/CAT27HC256LI

256K-Bit HIGH SPEED CMOS EPROM

FEATURES

- Fast Read Access Times:
 - -55/70/90/120ns (Commercial)
 - -70/90/120ns (Industrial)
- Single 5V Supply—Read Mode
- Low Power CMOS Dissipation:
 - -Active: 50 mA (Commercial) 60 mA (Industrial)
 - -Standby: 100 μA
- High Speed Programming: 100 µs/byte

- CMOS and TTL Compatible I/O
- 12.5V Programming Level
- JEDEC Standard Pinouts:
 - -28 pin DIP and CERDIP
 - -32 pin LCC
 - -32 pin PLCC
- **■** Electronic Signature

DESCRIPTION


The CAT27HC256L/CAT27HC256LI is a high speed low power 32K x 8 bits UV erasable and electronically reprogrammable EPROM ideally suited for high speed applications. Any byte can be accessed in less than 55ns making this device compatible with high performance microprocessor systems by eliminating the need for speed-robbing wait states.

The Quick-Pulse⁽¹⁾ programming algorithm reduces the time required to program the chip and ensures more reliable programming. The CAT27HC256L/CAT27HC256LI

is used in applications where fast turnaround and pattern experimentation are important requirements.

The CAT27HC256L/CAT27HC256LI is manufactured using Catalyst's advanced CMOS floating gate technology. The device is available in JEDEC approved 28 pin DIP and CERDIP, 32 pin LCC and 32 pin PLCC packages. The transparent lid on the 28 pin CERDIP and 32 pin LCC allows the user the option of UV erasing the bit pattern in the device, thus allowing a new pattern to be written in.

BLOCK DIAGRAM



5129 FHD F08


Noto:

(1) Quick-Pulse is a trademark of Intel Corporation.

TD 5129

PIN CONFIGURATION


DIP and CERDIP Package




PIN FUNCTIONS

A ₀ -A ₁₄	Addresses
CE	Chip Enable
ŌĒ	Output Enable
I/O ₀ -I/O ₇	Data Inputs/Outputs
NC	No Connect
V _{PP}	Program Supply Voltage
Vcc	5V Supply

PLCC Package



LCC Package



5129 FHD F01

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground ⁽³⁾ 2.0V to V _{CC} +2.0V
Voltage on Pin A9 with Respect to Ground $^{(3)}$ 2.0V to +13.5V
V _{PP} with Respect to Ground during Program/Erase2.0V to +14.0V
V_{CC} with Respect to Ground–2.0V to +7.0V
Package Power Dissipation Capability (T _A = 25°C)
Lead Soldering Temperature (10 secs)300°C
Output Short-Circuit Current ⁽⁴⁾ 100 mA

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.

RELIABILITY CHARACTERISTICS

Symbol	Parameter	Min.	Max.	Units	Test Method
V _{ZAP} ⁽²⁾	ESD Susceptibility	2000		Volts	MIL-STD-883, Test Method 3015
I _{LTH} (2)(5)	Latch-Up	100		mA	JEDEC Standard 17

CAPACITANCE $T_A = 25$ °C, f = 1.0 MHz, $V_{CC} = 5V$

Symbol	Test	Max.	Units	Conditions
C _{1N} ⁽²⁾	Input Capacitance	6	pF	V _{IN} = 0V
C _{OUT} ⁽²⁾	Output Pin Capacitance	10	pF	V _{OUT} = 0V
CV _{PP} (2)	V _{PP} Supply Capacitance	25	pF	V _{PP} = 0V

- (2) This parameter is tested initially and after a design or process change.
- (3) The minimum DC input voltage is -0.5. During transitions, inputs may undershoot to -2.0V for periods of less than 20 ns. Maximum DC voltage on output pins is V_{CC} + 0.5V, which may overshoot to V_{CC} + 2.0V for periods of less than 20 ns.
- (4) Output shorted for no more than one second. No more than one output shorted at a time.
- (5) Latch-up protection is provided for stresses up to 100 mA on address and data pins from -1V to V_{CC} + 1V.

D.C. OPERATING CHARACTERISTICS, Read Operation

CAT27HC256L T_A = 0°C to +70°C, V_{CC} = +5V \pm 10%, unless otherwise specified. CAT27HC256LI T_A = -40°C to +85°C, V_{CC} = +5V \pm 10%, unless otherwise specified.

				Limits			
Symbol	Parameter		Min.	Тур.	Max.	Units	Test Conditions
ICC ⁽⁶⁾	V _{CC} Operating Current (TTL)	Com.			50 60	mA	CE = V _{IL} , f = 5MHz All I/O's Open
I _{CCC} (6)	V _{CC} Operating Current (CMOS)	Com.			50 60	mA	CE = V _{ILC} , f = 5MHz All I/O's Open
I _{SB1}	V _{CC} Standby Current (TTL)	Com.			2 3	mA	CE = V _{IL}
I _{SB2}	V _{CC} Standby Current (CMOS)	Com.			100 100	μА	CE = V _{IL}
ILI	Input Leakage Current	'			10	μА	V _{IN} = 5.5V
ILO	Output Leakage Current				10	μА	V _{OUT} = 5.5V
IPP1	V _{PP} Leakage Current				10	μА	V _{PP} = 5.5V
V _{IH}	Input High Level TTL		2.0		V _{CC} +0.5	V	
VIL	Input Low Level TTL		-0.5		0.8	٧	
Vон	Output Voltage High Level		2.4		-	V	l _{OH} = −1.0 mA
V _{OL}	Output Voltage Low Level				0.40	V	I _{OL} = 4.0 mA
V _{ILC}	Input Low Level CMOS		-0.5		0.30	V	
V _{IHC}	Input High Level CMOS		V _{CC} - 0.5		V _{CC} +0.5	V	


⁽⁶⁾ The maximum current value is with outputs I/O₀ to I/O₇ unloaded.

A.C. CHARACTERISTICS, Read Operation

CAT27HC256L T_A = 0°C to +70°C, V_{CC} = +5V \pm 10%, unless otherwise specified. CAT27HC256LI T_A = -40°C to +85°C, V_{CC} = +5V \pm 10%, unless otherwise specified.


		27HC256L-55 ⁽⁷⁾				27HC256L-90 27HC256LI-90				
Symbol	Parameter	Min	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
tacc	Address Access Time		55		70		90		120	ns
t _{CE}	CE to Output Delay		55		70		90	-	120	ns
toE	OE to Output Delay		30		35		40	· · · · · · · ·	50	ns
t _{OH} ⁽²⁾⁽⁸⁾	Output Hold A, OE, CE	0		0		0		0		ns
t _{DF} ⁽²⁾⁽⁸⁾	OE High to High-Z Output	0	30	0	35	0	40	0	50	ns

Figure 1. A.C. Testing Input/Output Waveform⁽⁹⁾



5129 FHD F02

Figure 2. A.C. Testing Load Circuit (example)



CI INCLUDES JIG CAPACITANCE

5129 FHD F03

- (2) This parameter is tested initially and after a design or process change.
- (7) $V_{CC} = 5V \pm 5\%$ for CAT27HC256L-55.
- (8) Output floating (High-Z) is defined as the state where the external data line is no longer driven by the output buffer.
- (9) Input rise and fall times (10% to 90%) <10ns.

D.C. CHARACTERISTICS, Programming Operation

CAT27HC256L $T_A = 25$ °C ± 5 °C CAT27HC256LI TA = 25°C ±5°C

			Limits				
Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions	
Vcc ⁽¹¹⁾	Supply Voltage (Quick Pulse Algorithm)	6.0	6.25	6.5	V		
-	Supply Voltage (Intelligent Algorithm)	5.75	6.0	6.25	V		
V _{PP} (10)(11)	Programming Voltage (Quick Pulse Algorithm)	12.5	12.75	13.0	V		
	Programming Voltage (Intelligent Algorithm)	12.0	12.5	13.0	V		
ICCP ⁽⁶⁾	V _{CC} Supply Current Program and Verify			80	mA	CE = V _{IL}	
I _{PP} (6)	V _{PP} Supply Current Program Operation			40	mA	CE = V _{IL}	
I _{L1}	Input Leakage Current			10	μΑ	$V_{IN} = 5.25V$	
ILO	Output Leakage Current			10	μΑ	V _{OUT} = 5.25V	
VIL	Input Low-Level TTL	-0.50		0.80	V		
V _{ILC}	Input Low-Level CMOS	-0.50		0.30	V		
V _{IH}	Input High-Level TTL	2.0		V _{CC} + 0.5	V		
V _{IHC}	Input High-Level CMOS	V _{CC} - 0.50		V _{CC} + 0.5	V		
V _{OL}	Output Low Voltage (Verify)			0.40	V	I _{OL} = 4.0 mA	
V _{OH}	Output High Voltage (Verify)	2.4			٧	$I_{OH} = 1.0 \text{ mA}$	
VH ⁽⁶⁾⁽¹⁰⁾	A ₉ Signature Mode Voltage	11.5		12.5	V		

⁽⁶⁾ The maximum current value is with outputs I/O₀ to I/O₇ unloaded.

 ⁽¹⁰⁾ V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.
 (11) When programming, a 0.1 μF capacitor is required across V_{PP} and GND to suppress spurious voltage transients which can damage the device.

a

A.C. CHARACTERISTICS, Programming Operation

CAT27HC256L $T_A = 25^{\circ}C \pm 5^{\circ}C$ CAT27HC256LI $T_A = 25^{\circ}C \pm 5^{\circ}C$

			Limits			Test Conditions
Symbol	Parameter	Min.	Тур.	Max.	Unit	
tas	Address Setup Time	2			μs	
toes	OE Setup Time	2			μs	•
t _{DS}	Data Setup Time	2			μs	
tah	Address Hold Time	0			μs	
t _{DH}	Data Hold Time	2			μs	
tvps ⁽¹⁰⁾	V _{PP} Setup Time	2	1		μs	
t _{VCS} ⁽¹⁰⁾	V _{CC} Setup Time	2	1		μѕ	
t _{PW}	CE Program Pulse Width (Quick Pulse Algorithm)	95	100	105	μs	
tpw	CE Program Pulse Width (Intelligent Algorithm)	0.95	1.0	1.05	ms	
topw	CE Overprogram Pulse Width (Intelligent Algorithm)	2.85		78.5	ms	
t _{DFP} (2)(8)	OE High to Output High-Z	0	1	130	ns	
toE	Data Valid from OE	· · · · · ·		150	ns	

⁽²⁾ This parameter is tested initially and after a design or process change.

⁽⁸⁾ Output floating (High-Z) is defined as the state where the external data line is no longer driven by the output buffer.

⁽¹⁰⁾ V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.

FUNCTION TABLE

	Pins								
Mode	CE (20)	ŌĒ (22)	V _{PP} (1)	A ₀ (10)	A ₉ (24)	1/0			
Read	V _{IL}	ViL	Vcc	X	Х	Dout			
Output Disable	V _{IL}	V _{IH}	Vcc	Х	Х	High-Z			
Standby	V _{IH}	Х	Vcc	Х	Х	High-Z			
Program	VIL	V _{IH}	V _{PP}	Х	Х	D _{IN}			
Program Verify	ViH	VIL	V _{PP}	Х	Х	Dout			
Program Inhibit	VIH	ViH	V _{PP}	Х	Х	High-Z			
Signature MFG.	V _{IL}	VIL	Vcc	VIL	Vн	31H			
Signature Device	VIL	V _{IL}	Vcc	V _{IH}	VH	40H			

NOTES ON THE FUNCTION TABLE

Logic Levels: V_{IH} = TTL Logic 1 level

V_{IL} = TTL Logic 0 level

X = Logic "Do not care," VIH or VIL

Supply Voltage: VPP = Programming/High-Voltage

V_{CC} = Read/Low-Voltage

 $V_H = 12.0V \pm 0.5V$

Read: Read Mode: The content of the addressed memory byte is placed on the I/O pins I/O₀ to

1/07.

Output Disable: Device is selected (active mode), programming is disabled and I/O₀ to I/O₇ output buffers

are tristated (PMOS and NMOS drivers turned-off).

Standby: Device is deselected, low power dissipation.

Program: Byte Programming Mode: Logic zeros in the bit pattern driving the I/Oo to I/O7 data input

buffers are written into the respective memory cells of the addressed byte.

Program Verify: Following a programming cycle, to verify the cell contents of the memory byte being pro-

grammed (not recommended as a normal read operation).

Program Inhibit: \overline{CE} set to logic one and \overline{OE} set to logic one prevents programming and deselects the

device.

Signature MFG: Signature mode with all other addresses at V_{IL}, code of IC manufacturer (Catalyst) output

on I/O pins I/O₀ to I/O₇.

Signature Device: Signature mode with all other addresses at V_{IL}, code of IC type output on I/O pins I/O₀ to

1/07.

DEVICE OPERATION

Read Operation and Standby Modes

Memory access for reading an address location is controlled by \overline{CE} and \overline{OE} . Chip enable \overline{CE} is used independently of all other input signals as the primary device selection. In the logic zero state (TTL level V_{IL}), \overline{CE} powers up all inputs and enables internal circuitry. In the logic one state (CMOS level V_{IHC}) \overline{CE} places the device in standby mode, all DC paths to ground are shut-off, and the power dissipation is reduced to a minimum. A logic one on Output Enable \overline{OE} disables the output buffers and places the output pads in a high impedance state. Assuming that the address lines A_0 to A_{14} have been stable for a time equal to $t_{ACC} - t_{OE}$, the output data is available after a delay of t_{OE} from the falling edge of \overline{OE} .

Signature Mode

The Signature Mode allows one to identify the IC manufacturer and the device type. This mode is entered as a regular Read Mode by driving the \overline{CE} and \overline{OE} inputs low, and additionally driving the A_9 pin to high-voltage (V_H) with all other address lines at V_{IL} .


Driving A_0 to V_{IL} with all other addresses at V_{IL} , gives the the binary code of the IC manufacturer on outputs I/O₀ to I/O₇.

CATALYST Code: 0 0 1 1 0 0 0 1 (31H)

Driving A_0 to V_{IH} with all other addresses at V_{IL} , gives the the binary code of the device type on outputs I/O₀ to I/O₇.

27HC256L/27HC256LI Code: 0 1 0 0 0 0 0 0 0 (40H)

Figure 3. Read Operation Timing



5129 FHD F04

Programming Mode


After a proper erase operation, all bits of the EPROM are in the logic one state. The device is programmed by selectively writing logic zeros into the desired bit locations. The programming mode is entered by raising \overline{CE} and \overline{OE} to a high level and bringing the low voltage supply pin (V_{CC}), followed by the high voltage supply pin (V_{PP}), to their respective programming levels.

After the address inputs A_0 to A_{14} and data inputs I/O_0 to I/O_7 are stabilized, \overline{CE} is switched from the logic one to logic zero state to perform the programming. The particular memory cells of the addressed byte, corresponding to the 0's of the input data bits, are then programmed.

A Program Verify cycle is performed after each byte is programmed to ensure that the zero bits have been correctly written. The byte verification cycle is initiated by keeping $\overline{\text{CE}}$ at V_{IH} and switching $\overline{\text{OE}}$ from V_{IH} to V_{IL} , while all other pin voltages remain unchanged. In most cases a single 100µs programming cycle is sufficient to set a memory cell in the logic zero state. The Quick Pulse algorithm is recommended as the preferred device programming operation. The CAT27HC256L/ CAT27HC256LI is also compatible with Intelligent Programming⁽¹³⁾.

The flow charts for both the algorithms are given in Figures 5 and 6.

Figure 4. Programming Operation Timing



5129 FHD F05

⁽¹²⁾ V_{CC} = 6.25V ±0.25V for Quick Pulse algorithm; 6.0V ±0.25V for Intelligent Programming algorithm.

⁽¹³⁾ Intelligent is a trademark of Intel Corporation.

U.V. ERASURE OPERATION FOR CERDIP EPROMS

Direct exposure to fluorescent lamps such as those used in room light fixtures, can erase the CAT27HC256L/CAT27HC256LI EPROM in less than three years. When exposed to direct sun light the EPROM can be erased in less than a week.

The recommended erasure procedure is to expose the CAT27HC256L/CAT27HC256LI EPROM to a standard ultraviolet light with a wavelength of 2537 Angstroms. The integrated dose for proper erasure is 15 Wsec/cm².

The erasure time with this dosage is approximately 15 to 60 minutes using an ultraviolet lamp with a 1200 μ W/cm² power rating. The EPROM should be placed within 1 inch of the lamp tubes.

The maximum integrated dose a CAT27HC256L/CAT27HC256LI EPROM can be exposed to is 7258 Wsec/cm² (one week at 1200 uW/cm²). Exposure of the device to higher U.V. doses may cause permanent damage and loss of functionality.

Figure 5. Quick Pulse Algorithm





Figure 6. Intelligent Programming Algorithm



CAT27HC256L/CAT27HC256LI		