

## 15. ELECTRICAL SPECIFICATIONS

### Available Electrical Specifications

		$\mu$ PD70236A-10	$\mu$ PD70236A-12	$\mu$ PD70236A-16	$\mu$ PD70236A-20
$V_{DD} = 5 \text{ V} \pm 10\%$	$T_A = -40 \text{ to } +85 \text{ }^\circ\text{C}$	✓ (10 MHz)	✓ (12.5 MHz)	✓ (16 MHz)	✓ (20 MHz)
	$T_A = -10 \text{ to } +70 \text{ }^\circ\text{C}$	—	—	✓ (16 MHz)	✓ (20 MHz)
$V_{DD} = 3.6 \text{ to } 4.5 \text{ V}$	$T_A = -40 \text{ to } +85 \text{ }^\circ\text{C}$	—	—	✓ (12.5 MHz)	✓ (16 MHz)
$V_{DD} = 2.7 \text{ to } 3.6 \text{ V}$	$T_A = -40 \text{ to } +85 \text{ }^\circ\text{C}$	—	—	✓ (8 MHz)	✓ (10 MHz)

**Remarks** 1. ✓ : Electrical specification available      — : No electrical specification  
 2. Figures in parentheses show the maximum operating frequency fx.

### 15.1 SPECIFICATIONS WHEN $V_{DD} = 5 \text{ V} \pm 10\%$

#### Absolute Maximum Ratings ( $T_A = 25 \text{ }^\circ\text{C}$ )

PARAMETER	SYMBOL	TEST CONDITIONS	RATING	UNIT
Supply voltage	$V_{DD}$		-0.5 to +7.0	V
Input voltage	$V_I$	Except X1, $V_{DD} = 5 \text{ V} \pm 10\%$	-0.5 to $V_{DD}+0.3$	V
Clock input voltage	$V_K$	X1, $V_{DD} = 5 \text{ V} \pm 10\%$	-0.5 to $V_{DD}+1.0$	V
Output short current	$I_{OS}$		50	mA
Output voltage	$V_O$	$V_{DD} = 5 \text{ V} \pm 10\%$	-0.5 to $V_{DD}+0.3$	V
Operating ambient temperature	$T_A$		-40 to +85	$^\circ\text{C}$
Storage temperature	$T_{STG}$		-65 to +150	$^\circ\text{C}$

**Cautions** 1. Do not connect output pin (or I/O pin) of IC product directly to other output pins,  $V_{DD}$ ,  $V_{CC}$  or GND. Open drain output pins or open collector output pins, however, can be connected each other. Output pins having high impedance capability can be also connected each other in an external circuit designed the timing to prevent output conflict.  
 2. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The parameters apply independently. The device should be operated within the limits specified under DC and AC Characteristics.

**DC Characteristics ( $\mu$ PD70236A-10/-12/-16/-20 :  $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} = 5 \text{ V} \pm 10\%$ )**  
**( $\mu$ PD70236A-16/-20 :  $T_A = -10$  to  $+70^\circ\text{C}$ ,  $V_{DD} = 5 \text{ V} \pm 10\%$ )**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input voltage, high	$V_{IH}$	Except <u>RESET</u>	2.2		$V_{DD}+0.3$	V
		<u>RESET</u>	0.8 $V_{DD}$		$V_{DD}+0.3$	V
Input voltage, low	$V_{IL}$	Except <u>RESET</u>	-0.5		+0.8	V
		<u>RESET</u>	-0.5		0.2 $V_{DD}$	V
Clock input voltage, high	$V_{KH}$	X2, X1	0.8 $V_{DD}$		$V_{DD}+0.5$	V
Clock input voltage, low	$V_{KL}$	X2, X1	-0.5		+0.6	V
Output voltage, high	$V_{OH}$	$I_{OH} = -2.5 \text{ mA}$	0.7 $V_{DD}$			V
		$I_{OH} = -100 \mu\text{A}$	$V_{DD}-0.4$			V
Output voltage, low	$V_{OL}$	Except <u>TC</u> , $I_{OL} = 2.5 \text{ mA}$			0.45	V
		<u>TC</u> , $I_{OL} = 5.0 \text{ mA}$			0.45	V
Input leak current, high	$I_{LH}$	$V_I = V_{DD}$			10	$\mu\text{A}$
Input leak current, low	$I_{LL}$	$V_I = 0 \text{ V}$			-10	$\mu\text{A}$
Output leak current, high	$I_{LOH}$	$V_O = V_{DD}$			10	$\mu\text{A}$
Output leak current, low	$I_{LOL}$	$V_O = 0 \text{ V}$			-10	$\mu\text{A}$
High-level latch leakage current	$I_{LH}$	$V_I = 3.0 \text{ V}$	-20		-200	$\mu\text{A}$
Low-level latch leakage current	$I_{LL}$	$V_I = 0.8 \text{ V}$	20		200	$\mu\text{A}$
Latch inversion current ( $L \rightarrow H$ )	$I_{IH}$				200	$\mu\text{A}$
Latch inversion current ( $H \rightarrow L$ )	$I_{ILL}$				-200	$\mu\text{A}$
Supply current <sup>Note</sup>	$I_{DD}$	In operation ( $f_x = 2$ to $20 \text{ [MHz]}$ )		3.9 $f_x + 3$	6 $f_x + 5$	mA
		HALT ( $f_x=2$ to $20 \text{ MHz}$ )		0.025 $f_x+0.5$	0.35 $f_x+3$	mA
		STOP		5.0	200	$\mu\text{A}$

**Note** Setting condition : The CPU clock is used for the TCLK0 to TCLK2 with refreshing enabled.  
The units of the constants 3.9, 6, 0.025 and 0.35 are mA/MHz.

**Remark** The TYP. values are the reference values when  $T_A = 25^\circ\text{C}$  and  $V_{DD} = 5.0 \text{ V}$ .

#### Capacitance ( $T_A = 25^\circ\text{C}$ , $V_{DD} = 0 \text{ V}$ )

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input capacitance	$C_I$	$f_C = 1 \text{ MHz}$ Unmeasured pins returned to 0 V.			15	pF
Input output capacitance	$C_{IO}$				15	pF
Output capacitance	$C_O$				15	pF

## Recommended Oscillator Circuit

(a) Ceramic resonator connection ( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} = 5 \text{ V} \pm 10\%$ )

Fig. 1





Fig. 2




MANUFACTURER	OSCILLATOR FREQUENCY $f_{xx} [\text{MHz}]$	PRODUCT NAME	RECOMMENDED CONSTANT			CIRCUIT DIAGRAM
			C1 [ $\text{pF}$ ]	C2 [ $\text{pF}$ ]	Rd [ $\Omega$ ]	
Murata Mfg. Co., Ltd.	40	CSA40.00MXZ040	—	5	33	Fig. 1
	32	CSA32.00MXZ040	—	5	33	
	25	CSA25.00MXZ040	—	5	33	
	20	CSA20.00MXZ040	7	15	33	Fig. 2

- Cautions**
1. The oscillation circuit should be located as close as possible to the X1 and X2 pins.
  2. No other signal lines should cross the shaded area.
  3. Sufficient evaluation is required for matching between the  $\mu$ PD70236A and the resonator.

(b) Crystal resonator connection ( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} = 5 \text{ V} \pm 10\%$ )


## (I) Recommended conditions of oscillation with basic wave



MANUFACTURER	OSCILLATOR FREQUENCY $f_{xx} [\text{MHz}]$	PRODUCT NAME	RECOMMENDED CONSTANT	
			C1 [ $\text{pF}$ ]	C2 [ $\text{pF}$ ]
Kinseki, Ltd.	20	HC-49/U	10	10

- Cautions**
1. The oscillation circuit should be located as close as possible to the X1 and X2 pins.
  2. No other signal lines should cross the shaded area.
  3. Sufficient evaluation is required for matching between the  $\mu$ PD70236A and the resonator.

## (II) Recommended conditions with third overtone




MANUFACTURER	OSCILLATOR FREQUENCY $f_{\text{O}} [\text{MHz}]$	PRODUCT NAME	RECOMMENDED CONSTANT			
			C1 [ $\text{pF}$ ]	C2 [ $\text{pF}$ ]	C3 [ $\text{pF}$ ]	L [ $\mu\text{H}$ ]
Kinseki, Ltd.	40	HC-49/U	5	1000	5	3.3
	32		5	1000	5	5.6
	25		5	1000	10	4.7

**Cautions**

1. The oscillation circuit should be located as close as possible to the X1 and X2 pins.
2. No other signal lines should cross the shaded area.
3. Sufficient evaluation is required for matching between the  $\mu$ PD70236A and the resonator.

## (c) External clock input



**Cautions**

1. The high-speed CMOS inverter should be located as close as possible to the X1 and X2 pins.
2. Ensure that matching between the  $\mu$ PD70236A and the high-speed CMOS inverter is fully evaluated.

AC Characteristics ( $V_{DD} = 5 \text{ V} \pm 10\%$ , Output pin load capacitance :  $C_L = 100 \text{ pF}$ )(1) μPD70236A-10 ( $V_{DD} = 5 \text{ V} \pm 10\%$ )

(1/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	$T_A = -40 \text{ to } +85^\circ\text{C}$		UNIT
				MIN.	MAX.	
External clock input cycle	(1) $t_{CYX}$	15-1		50	250	ns
External clock input high-level width	(2) $t_{KHH}$	15-1		15		ns
External clock input low-level width	(3) $t_{KLL}$	15-1		15		ns
External clock input rise time	(4) $t_{KXR}$	15-1			10	ns
External clock input fall time	(5) $t_{KXF}$	15-1			10	ns
CPU operating frequency	- $f_x$	-		2	10	MHz
CLKOUT output frequency	(6) $t_{CYK}$	15-1		100	500	ns
CLKOUT high-level width	(7) $t_{KHH}$	15-1		0.5tcyx-12		ns
CLKOUT low-level width	(8) $t_{KLL}$	15-1		0.5tcyx-12		ns
CLKOUT rise time	(9) $t_{KR}$	15-1	1.0 V → 3.5 V		12	ns
CLKOUT fall time	(10) $t_{KF}$	15-1	3.5 V → 1.0 V		12	ns
CLKOUT delay time (from external clock)	(11) $t_{DXX}$	15-1		4	30	ns
PCLKOUT output frequency	(12) $t_{CPYK}$	15-1		4tcyx	1000	ns
PCLKOUT high-level width	(13) $t_{PKH}$	15-1		2tcyx-12		ns
PCLKOUT low-level width	(14) $t_{PKL}$	15-1		2tcyx-12		ns
PCLKOUT output rise time	(15) $t_{PKR}$	15-1	1.0 V → 3.5 V		12	ns
PCLKOUT output fall time	(16) $t_{PKF}$	15-1	3.5 V → 1.0 V		12	ns
Input rise time <sup>Note 1</sup>	(17) $t_{IR}$		0.8 V → 2.2 V		15	ns
Input fall time <sup>Note 1</sup>	(18) $t_{IF}$		2.2 V → 0.8 V		10	ns
Output rise time <sup>Note 2</sup>	(19) $t_{OR}$		0.8 V → 2.2 V		15	ns
Output fall time <sup>Note 2</sup>	(20) $t_{OF}$		2.2 V → 0.8 V		10	ns
RESET setup time (to CLKOUT↓)	(21) $t_{SRSTK}$	15-2		30		ns
RESET hold time (from CLKOUT↓)	(22) $t_{HKRST}$	15-2		15		ns
RESOUT output delay time (from CLKOUT↓)	(23) $t_{DKRO}$	15-2		0	40	ns
RESET low-level width	(24) $t_{WRSTL}$	15-2		6tcyx		ns
READY setup time (to CLKOUT↑)	(25) $t_{SRYK}$	15-3, etc.		10		ns
READY hold time (from CLKOUT↑)	(26) $t_{HKRY}$	15-3, etc.		20		ns
BCYST high-level width	(27) $t_{BCBCH}$	15-5, etc.		tcyx(n+1)-10 <sup>Note 3</sup>		ns
BCYST low-level width	(28) $t_{BCBCL}$	15-5, etc.		tcyx-10		ns
BCYST delay time from CLKOUT↓	(29) $t_{DKBC}$	15-5, etc.		3	35	ns
MRD delay time from CLKOUT	(30) $t_{DKMR}$	15-5, etc.		0	40	ns

Notes 1. Except external clock and RESET

2. Except CLKOUT and PCLKOUT

3. n indicates the number of wait clock cycles inserted in the bus cycle. In a co-processor cycle, 1 (=TC cycle) must be added to n.

Remark The number in the symbol column correspond to the numbers in the timing charts.

μPD70236A-10 ( $V_{DD} = 5 \text{ V} \pm 10\%$ )

(2/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	$T_A = -40 \text{ to } +85^\circ\text{C}$		UNIT
				MIN.	MAX.	
$\overline{\text{MRD}}\downarrow, \overline{\text{IORD}}\downarrow$ delay time from address/status output	(31) $t_{DARL}$	15-5, etc.		0.5tcyk-15		ns
Data hold time (from $\overline{\text{MRD}}\uparrow$ , from $\overline{\text{IORD}}\uparrow$ )	(32) $t_{HRD}$	15-5, etc.		0		ns
Address delay time from $\overline{\text{CLKOUT}}\downarrow$ <sup>Note 1</sup>	(33) $t_{DKA}$	15-5, etc.		2	35	ns
Data hold time (from $\overline{\text{RW}}\downarrow$ )	(34) $t_{HRWD}$	15-5		0		ns
Status delay time from $\overline{\text{CLKOUT}}\downarrow$	(35) $t_{DKST}$	15-5, etc.		3	35	ns
$\overline{\text{DSTB}}\downarrow$ output delay time from $\overline{\text{CLKOUT}}\uparrow$	(36) $t_{DKDS}$	15-5, etc.		5	40	ns
$\overline{\text{DSTB}}\uparrow$ output delay time from $\overline{\text{CLKOUT}}$	(37) $t_{DKDSH}$	15-5, etc.		3	40	ns
$\overline{\text{DSTB}}\downarrow$ delay time from address/status output	(38) $t_{DADSL}$	15-5, etc.		0.5tcyk-15		ns
$\overline{\text{DSTB}}$ high-level width	(39) $t_{DOSDH}$	15-5, etc.		0.5tcyk-10		ns
$\overline{\text{DSTB}}$ low-level width	(40) $t_{DOSDL}$	15-6, etc.		tcyk(n+1)-10 <sup>Note 4</sup>		ns
Data hold time (from $\overline{\text{DSTB}}\uparrow$ )	(41) $t_{HDSD}$	15-5, etc.		0		ns
Data hold time (from address/status change point)	(42) $t_{HASD}$	15-5		0		ns
Control 1 <sup>Note 2</sup> delay time from $\overline{\text{CLKOUT}}$	(43) $t_{DKCT1}$	15-21		0	40	ns
Control 2 <sup>Note 3</sup> delay time from $\overline{\text{CLKOUT}}$	(44) $t_{DKCT2}$	15-5, etc.		0	40	ns
Data setup time (to $\overline{\text{CLKOUT}}\downarrow$ )	(45) $t_{SOK}$	15-5, etc.		10		ns
Data hold time (from $\overline{\text{CLKOUT}}\downarrow$ )	(46) $t_{HKD}$	15-5, etc.		10		ns
Output floating time from $\overline{\text{DSTB}}\downarrow$	(47) $t_{HZ}$	15-5, etc.		0		ns
Address/status hold time from $\overline{\text{MWR}}\uparrow$	(48) $t_{HMWHA}$	15-6		0.5tcyk-15		ns
$\overline{\text{MWR}}$ delay time from $\overline{\text{CLKOUT}}$	(49) $t_{DKMW}$	15-6, etc.		0	40	ns
$\overline{\text{MWR}}, \overline{\text{IOWR}}$ delay time from address/status output	(50) $t_{DAWL}$	15-6, etc.		0.5tcyk-15		ns
$\overline{\text{MWR}}, \overline{\text{IOWR}}$ low-level width	(51) $t_{WWL}$	15-6, etc.		tcyk(n+1)-10 <sup>Note 4</sup>		ns
Address/status hold time from $\overline{\text{DSTB}}\uparrow$	(52) $t_{HDSHA}$	15-6, etc.		0.5tcyk-15		ns
Data output delay time from $\overline{\text{DSTB}}\uparrow$	(53) $t_{DDSH}$	15-6, etc.		0.5tcyk-15		ns
Data delay time from address/status output	(54) $t_{DAD}$	15-6, etc.		0.5tcyk-15		ns
Output setting time from $\overline{\text{DSTB}}\uparrow$	(55) $t_{DLZ}$	15-6, etc.		0.5tcyk-15		ns

\* Notes 1. These specifications apply to the following delay times from the falling edge of the  $\overline{\text{CLKOUT}}$  signal.

(1) Address delay time

(2) BUSLOCK delay time

(3) Delay time of signals below immediately after release of bus hold:

A23-A0, D15-D0, M/I $\overline{\text{O}}$ , BUSST1, BUSST0, UBE, BCYST, DSTB.

2. Control 1 applies to the  $\overline{\text{MWR}}$  and  $\overline{\text{IOWR}}$  signals in a DMA cycle.

3. Control 2 applies to the BUFEN, INTAK and REFRQ setups.

4. n indicates the number of wait clock cycles inserted in the bus cycle. In a co-processor cycle, 1 (=TC cycle) must be added to n.

Remarks 1. The number in the symbol column correspond to the numbers in the timing charts.

2. Regarding the five specifications (32)  $t_{HRD}$ , (34)  $t_{HRWD}$ , (41)  $t_{HDSD}$ , (42)  $t_{HASD}$ , and (46)  $t_{HKD}$ , at least one should be observed.

$\mu$ PD70236A-10 ( $V_{DD} = 5 \text{ V} \pm 10\%$ )

(3/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	$T_A = -40 \text{ to } +85^\circ\text{C}$		UNIT
				MIN.	MAX.	
Data output delay time from CLKOUT $\uparrow$	56 t <sub>DKD</sub>	15-6, etc.		3	40	ns
Float delay time from CLKOUT	57 t <sub>FK</sub>	15-6, etc.		0	35	ns
IORD delay time from CLKOUT	58 t <sub>DKIR</sub>	15-7		0	40	ns
IOWR delay time from CLKOUT	59 t <sub>DKIW</sub>	15-8		0	40	ns
NMI, INTPn (n = 0 to 7), CPBUSY setup time (to CLKOUT $\downarrow$ )	60 t <sub>SIK</sub>	15-11		10		ns
NMI, INTPn (n = 0 to 7), CPBUSY hold time (from CLKOUT $\downarrow$ )	61 t <sub>HKI</sub>	15-11		10		ns
BS8/BS16 setup time (to CLKOUT $\uparrow$ )	62 t <sub>SESK</sub>	15-13		10		ns
BS8/BS16 hold time (from CLKOUT $\uparrow$ )	63 t <sub>HKBS</sub>	15-13		10		ns
HLDRQ setup time (to CLKOUT $\uparrow$ )	64 t <sub>SHQK</sub>	15-14		10		ns
HLDRQ hold time (from CLKOUT $\uparrow$ )	65 t <sub>HKHQ</sub>	15-14		15		ns
HLDAK delay time from CLKOUT $\uparrow$	66 t <sub>DKHA</sub>	15-14		3	40	ns
HLDAK delay time from output float	67 t <sub>DFHA</sub>	15-14		0.5tcv $\kappa$ -15		ns
INTPn (n = 0 to 7) low-level width	68 t <sub>PIPL</sub>	15-17		80		ns
TCTLn (n = 0 to 2) setup time (to CLKOUT $\downarrow$ )	69 t <sub>SOK</sub>	15-18		40		ns
TCTLn (n = 0 to 2) hold time (from CLKOUT $\downarrow$ )	70 t <sub>HKG</sub>	15-18		80		ns
TCTLn (n = 0 to 2) high-level width	71 t <sub>GAG</sub>	15-18, etc.		40		ns
TCTLn (n = 0 to 2) low-level width	72 t <sub>GAL</sub>	15-18, etc.		40		ns
TOUTr (n = 0 to 2) output delay time (from TCTLn (n = 0 to 2) $\downarrow$ )	73 t <sub>DGTO</sub>	15-18, etc.		90		ns
TOUTr (n = 0 to 2) output delay time (from CLKOUT $\downarrow$ )	74 t <sub>DKTO</sub>	15-18		50		ns
TCLK cycle	75 t <sub>CYTK</sub>	15-19		100	DC	ns
TCLK high-level width	76 t <sub>TKTKH</sub>	15-19		30		ns
TCLK low-level width	77 t <sub>TKTKL</sub>	15-19		45		ns
TCLK rise time	78 t <sub>TKR</sub>	15-19		15		ns
TCLK fall time	79 t <sub>TKF</sub>	15-19		15		ns
TCTLn (n = 0 to 2) hold time (from TCLK $\uparrow$ )	80 t <sub>HTKG</sub>	15-19		40		ns
TCTLn (n = 0 to 2) setup time (to TCLK $\uparrow$ )	81 t <sub>SGTK</sub>	15-19		40		ns
TOUTr (n = 0 to 2) output delay time (from TCLK $\downarrow$ )	82 t <sub>DKTO</sub>	15-19		100		ns
RxD setup time (to SCU internal clock $\downarrow$ )	83 t <sub>SRX</sub>	15-20		500		ns
RxD hold time (from SCU internal clock $\downarrow$ )	84 t <sub>HRX</sub>	15-20		500		ns
TxD delay time from TOUT1 $\uparrow$	85 t <sub>DTX</sub>	15-20		200		ns
DMAAKn (n = 0 to 3) delay time from CLKOUT $\uparrow$	86 t <sub>DKDA</sub>	15-21		0	45	ns
MRD, IORD $\downarrow$ delay time from CLKOUT $\downarrow$	87 t <sub>DKRL</sub>	15-21		0	45	ns
MRD, IORD $\uparrow$ delay time from CLKOUT $\downarrow$	88 t <sub>DKRH</sub>	15-21		0	45	ns
DMAAKn (n = 0 to 3) $\uparrow$ delay time (from IORD $\uparrow$ )	89 t <sub>DRHOAH</sub>	15-21		0.5tcv $\kappa$ -15		ns
IORD $\downarrow$ , IOWR $\downarrow$ delay time (from DMAAKn (n = 0 to 3) $\downarrow$ )	90 t <sub>DDARW</sub>	15-21		0.5tcv $\kappa$ -15		ns

Remark The number in the symbol column correspond to the numbers in the timing charts.

$\mu$ PD70236A-10 ( $V_{DD} = 5 \text{ V} \pm 10\%$ )

(4/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	$T_A = -40 \text{ to } +85^\circ\text{C}$		UNIT
				MIN.	MAX.	
$\overline{IORD}\uparrow$ delay time (from $\overline{MWR}\uparrow$ )	(91) $t_{DWHRH}$	15-21		0		ns
$\overline{MRD}\uparrow$ delay time (from $\overline{IOWR}\uparrow$ )						
$\overline{IORD}$ , $\overline{MRD}$ low-level width	(92) $t_{RR}$	15-21		$t_{CYK}(n+2)-40^{\text{Note 1}}$		ns
$\overline{IOWR}$ , $\overline{MWR}$ low-level width (extended write)	(93) $t_{WW1}$	15-21	Extended write	$t_{CYK}(n+2)-40^{\text{Note 1}}$		ns
$\overline{IOWR}$ , $\overline{MWR}$ low-level width (normal write)	(94) $t_{WW2}$	15-21	Normal write	$t_{CYK}(n+1)-40^{\text{Note 1}}$		ns
$\overline{T_C}$ output delay time (from $\overline{CLKOUT}\uparrow$ )	(95) $t_{DKTCL}$	15-22		0	40	ns
$\overline{T_C}$ OFF output delay time (from $\overline{CLKOUT}\uparrow$ )	(96) $t_{DKTCF}$	15-22		0	40	ns
$\overline{T_C}$ pull-up delay time (from $\overline{CLKOUT}\uparrow$ ) <sup>Note 2</sup>	(97) $t_{DKTCH}$	15-22	$R_{TC} = 2.2 \text{ k}\Omega$	0	$2t_{CYK}-20$	ns
$\overline{T_C}$ low-level width	(98) $t_{TCTCL}$	15-22		$t_{CYK}(n+1)-15^{\text{Note 1}}$		ns
$\overline{END}$ setup time (to $\overline{CLKOUT}\uparrow$ )	(99) $t_{SEDK}$	15-22		20		ns
$\overline{END}$ low-level width	(100) $t_{EDEDL}$	15-22		100		ns
$\overline{DMARQ}_n$ ( $n = 0$ to 3) setup time (to $\overline{CLKOUT}\uparrow$ )	(101) $t_{SDOK}$	15-22, etc.		20		ns
$\overline{DMAAK}_n$ ( $n = 0$ to 3) delay time from $\overline{CLKOUT}\downarrow$	(102) $t_{DKLDA}$	15-23		0	40	ns
$\overline{MRD}$ high-level width	(103) $t_{MRMRH}$	15-5		$0.5t_{CYK}-10$		ns
Data set time from $\overline{MRD}\uparrow$	(104) $t_{DMRHLZ}$	15-6, etc.		$0.5t_{CYK}-15$		ns
Data output delay time from $\overline{MRD}\uparrow$	(105) $t_{DMRHD}$	15-6, etc.		$0.5t_{CYK}-15$		ns
Cascade address delay time from $\overline{CLKOUT}$	(106) $t_{DKCA}$	15-15, etc.		2	35	ns
$\overline{INTAK}$ high-level width	(107) $t_{IAIAH}$	15-16		$2.5t_{CYK}-10$		ns
$\overline{PCLKOUT}$ delay time from $\overline{CLKOUT}$	(108) $t_{DKPK}$	15-1	$CLKC = 00$		$\pm 5$	ns
$\overline{IOWR}$ , $\overline{MWR}\downarrow$ delay time from $\overline{MRD}$ , $\overline{IORD}\downarrow$	(109) $t_{DRWL}$	15-21	Normal write	$t_{CYK}-15$		ns

**Notes** 1. n indicates the number of wait clock cycles inserted in the bus cycle.

2. It is assumed that the  $\overline{T_C}$  pin is connected with the pull-up resistor  $R_{TC}$ .

**Remark** The number in the symbol column correspond to the numbers in the timing charts.

(2)  $\mu$ PD70236A-12 ( $V_{DD} = 5 \text{ V} \pm 10\%$ )

(1/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	$T_A = -40 \text{ to } +85^\circ\text{C}$		UNIT
				MIN.	MAX.	
External clock input cycle	① $t_{CYX}$	15-1		40	250	ns
External clock input high-level width	② $t_{CKH}$	15-1		13		ns
External clock input low-level width	③ $t_{CKL}$	15-1		13		ns
External clock input rise time	④ $t_{CKR}$	15-1			7	ns
External clock input fall time	⑤ $t_{CKF}$	15-1			7	ns
CPU operating frequency	- $f_x$	-		2	12.5	MHz
CLKOUT output frequency	⑥ $t_{CYK}$	15-1		80	500	ns
CLKOUT high-level width	⑦ $t_{KKH}$	15-1		0.5 $t_{CYK}$ -10		ns
CLKOUT low-level width	⑧ $t_{KKL}$	15-1		0.5 $t_{CYK}$ -10		ns
CLKOUT rise time	⑨ $t_{KR}$	15-1	1.0 V → 3.5 V		10	ns
CLKOUT fall time	⑩ $t_{KF}$	15-1	3.5 V → 1.0 V		10	ns
CLKOUT delay time (from external clock)	⑪ $t_{DCK}$	15-1		4	30	ns
PCLKOUT output frequency	⑫ $t_{CPYK}$	15-1		4 $t_{CYX}$	1000	ns
PCLKOUT high-level width	⑬ $t_{PKH}$	15-1		2 $t_{CYX}$ -10		ns
PCLKOUT low-level width	⑭ $t_{PKL}$	15-1		2 $t_{CYX}$ -10		ns
PCLKOUT output rise time	⑮ $t_{PKR}$	15-1	1.0 V → 3.5 V		10	ns
PCLKOUT output fall time	⑯ $t_{PKF}$	15-1	3.5 V → 1.0 V		10	ns
Input rise time <sup>Note 1</sup>	⑰ $t_{IR}$		0.8 V → 2.2 V		15	ns
Input fall time <sup>Note 1</sup>	⑱ $t_{IF}$		2.2 V → 0.8 V		10	ns
Output rise time <sup>Note 2</sup>	⑲ $t_{OR}$		0.8 V → 2.2 V		15	ns
Output fall time <sup>Note 2</sup>	⑳ $t_{OF}$		2.2 V → 0.8 V		10	ns
RESET setup time (to CLKOUT↓)	㉑ $t_{SRSTK}$	15-2		30		ns
RESET hold time (from CLKOUT↓)	㉒ $t_{HKRST}$	15-2		15		ns
RESOUT output delay time (from CLKOUT↓)	㉓ $t_{DKRO}$	15-2		0	40	ns
RESET low-level width	㉔ $t_{WRSTL}$	15-2		6 $t_{CYK}$		ns
READY setup time (to CLKOUT↑)	㉕ $t_{SRYK}$	15-3, etc.		7		ns
READY hold time (from CLKOUT↑)	㉖ $t_{HKRY}$	15-3, etc.		15		ns
BCYST high-level width	㉗ $t_{BCBCH}$	15-5, etc.		$t_{CYK}(n+1)-10$ <sup>Note 3</sup>		ns
BCYST low-level width	㉘ $t_{BCBCL}$	15-5, etc.		$t_{CYK}-10$		ns
BCYST delay time from CLKOUT↓	㉙ $t_{DKBC}$	15-5, etc.		3	30	ns
MRD delay time from CLKOUT	㉚ $t_{DKMR}$	15-5, etc.		0	35	ns

- Notes**
1. Except external clock and RESET
  2. Except CLKOUT and PCLKOUT
  3. n indicates the number of wait clock cycles inserted in the bus cycle. In a co-processor cycle, 1 (=TC cycle) must be added to n.

**Remark** The number in the symbol column correspond to the numbers in the timing charts.

$\mu$ PD70236A-12 ( $V_{DD} = 5 \text{ V} \pm 10\%$ )

(2/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	$T_A = -40 \text{ to } +85^\circ\text{C}$		UNIT
				MIN.	MAX.	
$\overline{\text{MRD}}\downarrow, \overline{\text{IORD}}\downarrow$ delay time from address/status output	(31) $t_{DARL}$	15-5, etc.		0.5tcyk-15		ns
Data hold time (from $\overline{\text{MRD}}\uparrow$ , from $\overline{\text{IORD}}\uparrow$ )	(32) $t_{HRD}$	15-5, etc.		0		ns
Address delay time from CLKOUT $\downarrow$ <sup>Note 1</sup>	(33) $t_{DKA}$	15-5, etc.		2	30	ns
Data hold time (from R/W $\downarrow$ )	(34) $t_{HRWD}$	15-5		0		ns
Status delay time from CLKOUT $\downarrow$	(35) $t_{DKST}$	15-5, etc.		3	30	ns
$\overline{\text{DSTB}}\downarrow$ output delay time from CLKOUT $\uparrow$	(36) $t_{DKDS}$	15-5, etc.		5	35	ns
$\overline{\text{DSTB}}\uparrow$ output delay time from CLKOUT	(37) $t_{DKDSH}$	15-5, etc.		3	35	ns
$\overline{\text{DSTB}}\downarrow$ delay time from address/status output	(38) $t_{DADSL}$	15-5, etc.		0.5tcyk-15		ns
DSTB high-level width	(39) $t_{DSDSH}$	15-5, etc.		0.5tcyk-10		ns
DSTB low-level width	(40) $t_{DSDSL}$	15-6, etc.		tcyk(n+1)-10 <sup>Note 4</sup>		ns
Data hold time (from $\overline{\text{DSTB}}\uparrow$ )	(41) $t_{HDSD}$	15-5, etc.		0		ns
Data hold time (from address/status change point)	(42) $t_{HASD}$	15-5		0		ns
Control 1 <sup>Note 2</sup> delay time from CLKOUT	(43) $t_{DKCT1}$	15-21		0	35	ns
Control 2 <sup>Note 3</sup> delay time from CLKOUT	(44) $t_{DKCT2}$	15-5, etc.		0	35	ns
Data setup time (to CLKOUT $\downarrow$ )	(45) $t_{SDK}$	15-5, etc.		7		ns
Data hold time (from CLKOUT $\downarrow$ )	(46) $t_{HKD}$	15-5, etc.		7		ns
Output floating time from $\overline{\text{DSTB}}\downarrow$	(47) $t_{DHZ}$	15-5, etc.		0		ns
Address/status hold time from $\overline{\text{MWR}}\uparrow$	(48) $t_{HMWHA}$	15-6		0.5tcyk-15		ns
MWR delay time from CLKOUT	(49) $t_{DKMW}$	15-6, etc.		0	35	ns
$\overline{\text{MWR}}\downarrow, \overline{\text{IOWR}}\downarrow$ delay time from address/status output	(50) $t_{DAWL}$	15-6, etc.		0.5tcyk-15		ns
MWR, IOWR low-level width	(51) $t_{WWL}$	15-6, etc.		tcyk(n+1)-10 <sup>Note 4</sup>		ns
Address/status hold time from $\overline{\text{DSTB}}\uparrow$	(52) $t_{HDSHA}$	15-6, etc.		0.5tcyk-15		ns
Data output delay time from $\overline{\text{DSTB}}\uparrow$	(53) $t_{DDSHD}$	15-6, etc.		0.5tcyk-15		ns
Data delay time from address/status output	(54) $t_{DAD}$	15-6, etc.		0.5tcyk-15		ns
Output setting time from $\overline{\text{DSTB}}\uparrow$	(55) $t_{DLZ}$	15-6, etc.		0.5tcyk-15		ns

\* Notes 1. These specifications apply to the following delay times from the falling edge of the CLKOUT signal.

- (1) Address delay time
- (2) BUSLOCK delay time
- (3) Delay time of signals below immediately after release of bus hold:  
A23-A0, D15-D0, M/I $\bar{O}$ , BUSST1, BUSST0, UBE, BCYST, DSTB.

- 2. Control 1 applies to the MWR and IOWR signals in a DMA cycle.
- 3. Control 2 applies to the BUFEN, INTAK and REFRQ setups.
- 4. n indicates the number of wait clock cycles inserted in the bus cycle. In a co-processor cycle, 1 (=TC cycle) must be added to n.

Remarks 1. The number in the symbol column correspond to the numbers in the timing charts.

- 2. Regarding the five specifications (32)  $t_{HRD}$ , (34)  $t_{HRWD}$ , (41)  $t_{HDSD}$ , (42)  $t_{HASD}$ , and (46)  $t_{HKD}$ , at least one should be observed.

μPD70236A-12 ( $V_{DD} = 5 \text{ V} \pm 10\%$ )

(3/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	$T_A = -40 \text{ to } +85^\circ\text{C}$		UNIT
				MIN.	MAX.	
Data output delay time from CLKOUT↑	(56) $t_{DKD}$	15-6, etc.		3	35	ns
Float delay time from CLKOUT	(57) $t_{FK}$	15-6, etc.		0	30	ns
IORD delay time from CLKOUT	(58) $t_{DKIR}$	15-7		0	35	ns
IOWR delay time from CLKOUT	(59) $t_{DKIW}$	15-8		0	35	ns
NMI, INTPn (n = 0 to 7), CPBUSY setup time (to CLKOUT↓)	(60) $t_{SIK}$	15-11		10		ns
NMI, INTPn(n = 0 to 7), CPBUSY hold time (from CLKOUT↓)	(61) $t_{HKI}$	15-11		10		ns
BS8/BS16 setup time (to CLKOUT↑)	(62) $t_{SESK}$	15-13		10		ns
BS8/BS16 hold time (from CLKOUT↑)	(63) $t_{HKBS}$	15-13		10		ns
HLDREQ setup time (to CLKOUT↑)	(64) $t_{SHOK}$	15-14		10		ns
HLDREQ hold time (from CLKOUT↑)	(65) $t_{HKHO}$	15-14		15		ns
HLDACK delay time from CLKOUT↑	(66) $t_{DKHA}$	15-14		3	35	ns
HLDACK delay time from output float	(67) $t_{DFHA}$	15-14		0.5tcyk-15		ns
INTPn(n = 0 to 7) low-level width	(68) $t_{IPPL}$	15-17		80		ns
TCTLn (n = 0 to 2) setup time (to CLKOUT↓)	(69) $t_{Sek}$	15-18		40		ns
TCTLn (n = 0 to 2) hold time (from CLKOUT↓)	(70) $t_{HKG}$	15-18		80		ns
TCTLn (n = 0 to 2) high-level width	(71) $t_{EGH}$	15-18, etc.		40		ns
TCTLn (n = 0 to 2) low-level width	(72) $t_{EGL}$	15-18, etc.		40		ns
TOUTn (n = 0 to 2) output delay time (from TCTLn(= 0 to 2)↓)	(73) $t_{DATO}$	15-18, etc.			90	ns
TOUTn (n = 0 to 2) output delay time (from CLKOUT↓)	(74) $t_{DKTO}$	15-18			50	ns
TCLK cycle	(75) $t_{CYK}$	15-19		80	DC	ns
TCLK high-level width	(76) $t_{TKTKH}$	15-19		30		ns
TCLK low-level width	(77) $t_{TKTKL}$	15-19		35		ns
TCLK rise time	(78) $t_{TKR}$	15-19			15	ns
TCLK fall time	(79) $t_{TKF}$	15-19			15	ns
TCTLn (n = 0 to 2) hold time (from TCLK↑)	(80) $t_{HKG}$	15-19		40		ns
TCTLn (n = 0 to 2) setup time (to TCLK↑)	(81) $t_{Sek}$	15-19		40		ns
TOUTn (n = 0 to 2) output delay time (from TCLK↓)	(82) $t_{DATO}$	15-19			100	ns
RxD setup time (to SCU internal clock↓)	(83) $t_{SRX}$	15-20		500		ns
RxD hold time (from SCU internal clock↓)	(84) $t_{HRX}$	15-20		500		ns
TxD delay time from TOUT↑	(85) $t_{DTX}$	15-20			200	ns
DMAAKn (n = 0 to 3) delay time from CLKOUT↑	(86) $t_{DKHDA}$	15-21		0	40	ns
MRD, IORD↓ delay time from CLKOUT↓	(87) $t_{DKRL}$	15-21		0	40	ns
MRD, IORD↑ delay time from CLKOUT↓	(88) $t_{DKRH}$	15-21		0	40	ns
DMAAKn (n = 0 to 3)↑ delay time (from IORD↑)	(89) $t_{DRHDAH}$	15-21		0.5tcyk-15		ns
IORD↓, IOWR↓ delay time (from DMAAKn (n = 0 to 3)↓)	(90) $t_{DARW}$	15-21		0.5tcyk-15		ns

Remark The number in the symbol column correspond to the numbers in the timing charts.

$\mu$ PD70236A-12 ( $V_{DD} = 5 \text{ V} \pm 10\%$ )

(4/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	$T_A = -40 \text{ to } +85^\circ\text{C}$		UNIT
				MIN.	MAX.	
IORD $\uparrow$ delay time (from MWR $\uparrow$ )	(91) tDWHRH	15-21		0		ns
MRD $\uparrow$ delay time (from IOWR $\uparrow$ )						
IORD, MRD low-level width	(92) tDR	15-21		tcyk(n+2)-35 <sup>Note 1</sup>		ns
IOWR, MWR low-level width (extended write)	(93) tWW1	15-21	Extended write	tcyk(n+2)-35 <sup>Note 1</sup>		ns
IOWR, MWR low-level width (normal write)	(94) tWW2	15-21	Normal write	tcyk(n+1)-35 <sup>Note 1</sup>		ns
TC output delay time (from CLKOUT $\uparrow$ )	(95) tDKTCL	15-22		0	35	ns
TC OFF output delay time (from CLKOUT $\uparrow$ )	(96) tDKTCF	15-22		0	35	ns
TC pull-up delay time (from CLKOUT $\uparrow$ ) <sup>Note 2</sup>	(97) tDKTCPH	15-22	$R_{TC} = 1.1 \text{ k}\Omega$	0	2tcyk-10	ns
TC low-level width	(98) tTCTCL	15-22		tcyk(n+1)-15 <sup>Note 1</sup>		ns
END setup time (to CLKOUT $\uparrow$ )	(99) tSEDK	15-22		10		ns
END low-level width	(100) tEDEDL	15-22		100		ns
DMARQ $n$ (n = 0 to 3) setup time (to CLKOUT $\uparrow$ )	(101) tSDOK	15-22, etc.		15		ns
DMAAK $n$ (n = 0 to 3) delay time from CLKOUT $\downarrow$	(102) tDKLDA	15-23		0	35	ns
MRD high-level width	(103) tMRMRH	15-5		0.5tcyk-10		ns
Data set time from MRD $\uparrow$	(104) tDMAHLZ	15-6, etc.		0.5tcyk-15		ns
Data output delay time from MRD $\uparrow$	(105) tDMAHD	15-6, etc.		0.5tcyk-15		ns
Cascade address delay time from CLKOUT	(106) tDKCA	15-15, etc.		2	30	ns
INTAK high-level width	(107) tIAIAH	15-16		2.5tcyk-10		ns
PCLKOUT delay time from CLKOUT	(108) tDKPK	15-1	CLKC = 00		$\pm 5$	ns
IOWR, MWR $\downarrow$ delay time from MRD, IORD $\downarrow$	(109) tDLWL	15-21	Normal write	tcyk-15		ns

**Notes** 1. n indicates the number of wait clock cycles inserted in the bus cycle.

2. It is assumed that the TC pin is connected with the pull-up resistor  $R_{TC}$ .

**Remark** The number in the symbol column correspond to the numbers in the timing charts.

(3)  $\mu$ PD70236A-16 ( $V_{DD} = 5 \text{ V} \pm 10\%$ )

(1/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	$T_A = -40 \text{ to } +85^\circ\text{C}$		$T_A = -10 \text{ to } +70^\circ\text{C}$		UNIT
				MIN.	MAX.	MIN.	MAX.	
External clock input cycle	(1) $t_{CYX}$	15-1		31.25	250	31.25	250	ns
External clock input high-level width	(2) $t_{CKH}$	15-1		8		8		ns
External clock input low-level width	(3) $t_{CKL}$	15-1		8		8		ns
External clock input rise time	(4) $t_{CKR}$	15-1			7		7	ns
External clock input fall time	(5) $t_{CKF}$	15-1			7		7	ns
CPU operating frequency	- $f_x$	-		2	16	2	16	MHz
CLKOUT output frequency	(6) $t_{CYK}$	15-1		62.5	500	62.5	500	ns
CLKOUT high-level width	(7) $t_{CKH}$	15-1		0.5tcyx-7		0.5tcyx-7		ns
CLKOUT low-level width	(8) $t_{CKL}$	15-1		0.5tcyx-7		0.5tcyx-7		ns
CLKOUT rise time	(9) $t_{KR}$	15-1	1.0 V $\rightarrow$ 3.5 V		7		7	ns
CLKOUT fall time	(10) $t_{KF}$	15-1	3.5 V $\rightarrow$ 1.0 V		7		7	ns
CLKOUT delay time (from external clock)	(11) $t_{DCK}$	15-1		4	30	5	30	ns
PCLKOUT output frequency	(12) $t_{CPYK}$	15-1		4tcyx	1000	4tcyx	1000	ns
PCLKOUT high-level width	(13) $t_{PKH}$	15-1		2tcyx-7		2tcyx-7		ns
PCLKOUT low-level width	(14) $t_{PKL}$	15-1		2tcyx-7		2tcyx-7		ns
PCLKOUT output rise time	(15) $t_{PKR}$	15-1	1.0 V $\rightarrow$ 3.5 V		7		7	ns
PCLKOUT output fall time	(16) $t_{PKF}$	15-1	3.5 V $\rightarrow$ 1.0 V		7		7	ns
Input rise time <sup>Note 1</sup>	(17) $t_{IR}$		0.8 V $\rightarrow$ 2.2 V		12		12	ns
Input fall time <sup>Note 1</sup>	(18) $t_{IF}$		2.2 V $\rightarrow$ 0.8 V		10		10	ns
Output rise time <sup>Note 2</sup>	(19) $t_{OR}$		0.8 V $\rightarrow$ 2.2 V		12		12	ns
Output fall time <sup>Note 2</sup>	(20) $t_{OF}$		2.2 V $\rightarrow$ 0.8 V		10		10	ns
RESET setup time (to CLKOUT↓)	(21) $t_{SRSTK}$	15-2		30		25		ns
RESET hold time (from CLKOUT↓)	(22) $t_{HKRST}$	15-2		15		12		ns
RESOUT output delay time (from CLKOUT↓)	(23) $t_{DKRO}$	15-2		0	40	0	40	ns
RESET low-level width	(24) $t_{WRSTL}$	15-2		6tcyx		6tcyx		ns
READY setup time (to CLKOUT↑)	(25) $t_{SRYK}$	15-3, etc.		5		5		ns
READY hold time (from CLKOUT↑)	(26) $t_{HKRY}$	15-3, etc.		12		12		ns
BCYST high-level width	(27) $t_{CBCH}$	15-5, etc.		$t_{CYK}(n+1)-10^{\text{Note 3}}$		$t_{CYK}(n+1)-10^{\text{Note 3}}$		ns
BCYST low-level width	(28) $t_{CBCL}$	15-5, etc.		$t_{CYK}-10$		$t_{CYK}-10$		ns
BCYST delay time from CLKOUT↓	(29) $t_{DKBC}$	15-5, etc.		3	30	4	25	ns
MRD delay time from CLKOUT	(30) $t_{DKMR}$	15-5, etc.		0	35	0	25	ns

- Notes
1. Except external clock and RESET
  2. Except CLKOUT and PCLKOUT
  3. n indicates the number of wait clock cycles inserted in the bus cycle. In a co-processor cycle, 1 (=TC cycle) must be added to n.

Remark The number in the symbol column correspond to the numbers in the timing charts.

$\mu$ PD70236A-16 ( $V_{DD} = 5 \text{ V} \pm 10\%$ )

(2/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	$T_A = -40 \text{ to } +85^\circ\text{C}$		$T_A = -10 \text{ to } +70^\circ\text{C}$		UNIT
				MIN.	MAX.	MIN.	MAX.	
$\overline{\text{MRD}}\downarrow, \overline{\text{IORD}}\downarrow$ delay time from address/status output	(31) $t_{DARL}$	15-5, etc.		0.5tcyk-15		0.5tcyk-15		ns
Data hold time (from $\overline{\text{MRD}}\uparrow$ , from $\overline{\text{IORD}}\uparrow$ )	(32) $t_{HRD}$	15-5, etc.		0		0		ns
Address delay time from CLKOUT <sup>1</sup>	(33) $t_{DKA}$	15-5, etc.		2	30	3	20	ns
Data hold time (from R/W $\downarrow$ )	(34) $t_{HRWD}$	15-5		0		0		ns
Status delay time from CLKOUT $\downarrow$	(35) $t_{DKST}$	15-5, etc.		3	30	4	20	ns
$\overline{\text{DSTB}}\downarrow$ output delay time from CLKOUT $\uparrow$	(36) $t_{DKDS}$	15-5, etc.		5	35	5	30	ns
$\overline{\text{DSTB}}\uparrow$ output delay time from CLKOUT	(37) $t_{DKDSH}$	15-5, etc.		3	35	4	25	ns
$\overline{\text{DSTB}}\downarrow$ delay time from address/status output	(38) $t_{DADSL}$	15-5, etc.		0.5tcyk-15		0.5tcyk-15		ns
DSTB high-level width	(39) $t_{DSDSH}$	15-5, etc.		0.5tcyk-10		0.5tcyk-10		ns
DSTB low-level width	(40) $t_{DSDSL}$	15-6, etc.		$t_{CYK}(n+1)-10^{Note 4}$		$t_{CYK}(n+1)-10^{Note 4}$		ns
Data hold time (from $\overline{\text{DSTB}}\uparrow$ )	(41) $t_{HDSD}$	15-5, etc.		0		0		ns
Data hold time (from address/status change point)	(42) $t_{HASD}$	15-5		0		0		ns
Control 1 <sup>Note 2</sup> delay time from CLKOUT	(43) $t_{DKCT1}$	15-21		0	35	0	25	ns
Control 2 <sup>Note 3</sup> delay time from CLKOUT	(44) $t_{DKCT2}$	15-5, etc.		0	35	0	30	ns
Data setup time (to CLKOUT $\downarrow$ )	(45) $t_{SDK}$	15-5, etc.		7		7		ns
Data hold time (from CLKOUT $\downarrow$ )	(46) $t_{HKD}$	15-5, etc.		7		7		ns
Output floating time from $\overline{\text{DSTB}}\downarrow$	(47) $t_{HZ}$	15-5, etc.			0		0	ns
Address/status hold time from $\overline{\text{MWR}}\uparrow$	(48) $t_{HMWHA}$	15-6		0.5tcyk-15		0.5tcyk-15		ns
$\overline{\text{MWR}}$ delay time from CLKOUT	(49) $t_{DKMW}$	15-6, etc.		0	35	0	30	ns
$\overline{\text{MWR}}\downarrow, \overline{\text{IOWR}}\downarrow$ delay time from address/status output	(50) $t_{DAWL}$	15-6, etc.		0.5tcyk-15		0.5tcyk-15		ns
MWR, IOWR low-level width	(51) $t_{WWL}$	15-6, etc.		$t_{CYK}(n+1)-10^{Note 4}$		$t_{CYK}(n+1)-10^{Note 4}$		ns
Address/status hold time from $\overline{\text{DSTB}}\uparrow$	(52) $t_{HDSHA}$	15-6, etc.		0.5tcyk-15		0.5tcyk-15		ns
Data output delay time from $\overline{\text{DSTB}}\uparrow$	(53) $t_{DSDHO}$	15-6, etc.		0.5tcyk-15		0.5tcyk-15		ns
Data delay time from address/status output	(54) $t_{DAD}$	15-6, etc.		0.5tcyk-15		0.5tcyk-15		ns
Output setting time from $\overline{\text{DSTB}}\uparrow$	(55) $t_{DLZ}$	15-6, etc.		0.5tcyk-15		0.5tcyk-15		ns

\* Notes 1. These specifications apply to the following delay times from the falling edge of the CLKOUT signal.

- (1) Address delay time
- (2) BUSLOCK delay time

(3) Delay time of signals below immediately after release of bus hold:  
A23-A0, D15-D0, M/I/O, BUSST1, BUSST0, UBE, BCYST, DSTB.

- 2. Control 1 applies to the MWR and IOWR signals in a DMA cycle.
- 3. Control 2 applies to the BUFEN, INTAK and REFRQ setups.
- 4. n indicates the number of wait clock cycles inserted in the bus cycle. In a co-processor cycle, 1 (=TC cycle) must be added to n.

Remarks 1. The number in the symbol column correspond to the numbers in the timing charts.

- 2. Regarding the five specifications (32)  $t_{HRD}$ , (34)  $t_{HRWD}$ , (41)  $t_{HDSD}$ , (42)  $t_{HASD}$ , and (46)  $t_{HKD}$ , at least one should be observed.

$\mu$ PD70236A-16 ( $V_{DD} = 5 \text{ V} \pm 10\%$ )

(3/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	$T_A = -40 \text{ to } +85^\circ\text{C}$		$T_A = -10 \text{ to } +70^\circ\text{C}$		UNIT
				MIN.	MAX.	MIN.	MAX.	
Data output delay time from CLKOUT↑	(56) $t_{DOD}$	15-6, etc.		3	35	4	30	ns
Float delay time from CLKOUT	(57) $t_{FK}$	15-6, etc.		0	30	0	25	ns
IORD delay time from CLKOUT	(58) $t_{DKIR}$	15-7		0	35	0	25	ns
IOWR delay time from CLKOUT	(59) $t_{DKIW}$	15-8		0	35	0	30	ns
NMI, INTPn (n = 0 to 7), CPBUSY setup time (to CLKOUT↓)	(60) $t_{S1K}$	15-11		7		7		ns
NMI, INTPn(n = 0 to 7), CPBUSY hold time (from CLKOUT↓)	(61) $t_{H1K}$	15-11		7		7		ns
BS8/BS16 setup time (to CLKOUT↑)	(62) $t_{BS8K}$	15-13		7		7		ns
BS8/BS16 hold time (from CLKOUT↑)	(63) $t_{HBS}$	15-13		7		7		ns
HLDREQ setup time (to CLKOUT↑)	(64) $t_{SHQK}$	15-14		7		7		ns
HLDREQ hold time (from CLKOUT↑)	(65) $t_{HQK}$	15-14		10		10		ns
HLDAK delay time from CLKOUT↑	(66) $t_{DKHA}$	15-14		3	35	4	25	ns
HLDAK delay time from output float	(67) $t_{DFHA}$	15-14		0.5tcyk-15		0.5tcyk-15		ns
INTPn(n = 0 to 7) low-level width	(68) $t_{IPL}$	15-17		80		80		ns
TCTLn (n = 0 to 2) setup time (to CLKOUT↓)	(69) $t_{S1K}$	15-18		40		40		ns
TCTLn (n = 0 to 2) hold time (from CLKOUT↓)	(70) $t_{H1K}$	15-18		80		80		ns
TCTLn (n = 0 to 2) high-level width	(71) $t_{eAH}$	15-18, etc.		40		40		ns
TCTLn (n = 0 to 2) low-level width	(72) $t_{eAL}$	15-18, etc.		40		40		ns
TOUTn (n = 0 to 2) output delay time (from TCTLn (n = 0 to 2)↓)	(73) $t_{D0T0}$	15-18, etc.			90		90	ns
TOUTn (n = 0 to 2) output delay time (from CLKOUT↓)	(74) $t_{DKTO}$	15-18			50		50	ns
TCLK cycle	(75) $t_{CYK}$	15-19		62.5	DC	62.5	DC	ns
TCLK high-level width	(76) $t_{TKTKH}$	15-19		25		25		ns
TCLK low-level width	(77) $t_{TKTKL}$	15-19		30		30		ns
TCLK rise time	(78) $t_{TRK}$	15-19			15		15	ns
TCLK fall time	(79) $t_{TFK}$	15-19			15		15	ns
TCTLn (n = 0 to 2) hold time (from TCLK↑)	(80) $t_{HTKG}$	15-19		40		40		ns
TCTLn (n = 0 to 2) setup time (to TCLK↑)	(81) $t_{S2K}$	15-19		40		40		ns
TOUTn (n = 0 to 2) output delay time (from TCLK↓)	(82) $t_{D2T0}$	15-19			100		100	ns
RxD setup time (to SCU internal clock↓)	(83) $t_{SRX}$	15-20		500		500		ns
RxD hold time (from SCU internal clock↓)	(84) $t_{HRX}$	15-20		500		500		ns
TxD delay time from TOUT1↑	(85) $t_{DTX}$	15-20			200		200	ns
DMAAKn (n = 0 to 3) delay time from CLKOUT↑	(86) $t_{DKHDA}$	15-21		0	40	0	35	ns
MRD, IORD↓ delay time from CLKOUT↓	(87) $t_{DKRL}$	15-21		0	40	0	35	ns
MRD, IORD↑ delay time from CLKOUT↓	(88) $t_{DKRH}$	15-21		0	40	0	35	ns
DMAAKn (n = 0 to 3)↑ delay time (from IORD↑)	(89) $t_{DRHDAH}$	15-21		0.5tcyk-15		0.5tcyk-15		ns
IORD↓, IOWR↓ delay time (from DMAAKn (n = 0 to 3)↓)	(90) $t_{DDARW}$	15-21		0.5tcyk-15		0.5tcyk-15		ns

Remark The number in the symbol column correspond to the numbers in the timing charts.

$\mu$ PD70236A-16 ( $V_{DD} = 5 \text{ V} \pm 10\%$ )

(4/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	$T_A = -40 \text{ to } +85^\circ\text{C}$		$T_A = -10 \text{ to } +70^\circ\text{C}$		UNIT
				MIN.	MAX.	MIN.	MAX.	
IORD $\uparrow$ delay time (from MWR $\uparrow$ )	⑨ tDWHRH	15-21		0		0		ns
MRD $\uparrow$ delay time (from IOWR $\uparrow$ )								
IORD, MRD low-level width	⑩ tRR	15-21		tcyk(n+2)-35 <sup>Note 1</sup>		tcyk(n+2)-25 <sup>Note 1</sup>		ns
IOWR, MWR low-level width (extended write)	⑪ tWW1	15-21	Extended write	tcyk(n+2)-35 <sup>Note 1</sup>		tcyk(n+2)-25 <sup>Note 1</sup>		ns
IOWR, MWR low-level width (normal write)	⑫ tWW2	15-21	Normal write	tcyk(n+1)-35 <sup>Note 1</sup>		tcyk(n+1)-25 <sup>Note 1</sup>		ns
TC output delay time (from CLKOUT $\uparrow$ )	⑬ tDKTCL	15-22		0	35	0	25	ns
TC OFF output delay time (from CLKOUT $\uparrow$ )	⑭ tDKTCF	15-22		0	35	0	25	ns
TC pull-up delay time (from CLKOUT $\uparrow$ ) <sup>Note 2</sup>	⑮ tDKTCH	15-22	$R_{TC} = 1.1 \text{ k}\Omega$	0	2tcyk-10	0	2tcyk-10	ns
TC low-level width	⑯ tTCTCL	15-22		tcyk(n+1)-15 <sup>Note 1</sup>		tcyk(n+1)-15 <sup>Note 1</sup>		ns
END setup time (to CLKOUT $\uparrow$ )	⑰ tSEDK	15-22		10		10		ns
END low-level width	⑱ tEDEDL	15-22		100		100		ns
DMARQn (n = 0 to 3) setup time (to CLKOUT $\uparrow$ )	⑲ tSOOK	15-22, etc.		12		12		ns
DMAAKn (n = 0 to 3) delay time from CLKOUT $\downarrow$	⑳ tDKLDA	15-23		0	35	0	25	ns
MRD high-level width	⑲ tMRMRH	15-5		0.5tcyk-10		0.5tcyk-10		ns
Data set time from MRD $\uparrow$	⑳ tDMRHLZ	15-6, etc.		0.5tcyk-15		0.5tcyk-15		ns
Data output delay time from MRD $\uparrow$	㉑ tDMRHDL	15-6, etc.		0.5tcyk-15		0.5tcyk-15		ns
Cascade address delay time from CLKOUT	㉒ tDKCA	15-15, etc.		2	30	3	20	ns
INTAK high-level width	㉓ tIAIAH	15-16		2.5tcyk-10		2.5tcyk-10		ns
PCLKOUT delay time from CLKOUT	㉔ tDKPK	15-1	CLKC = 00		$\pm 5$		$\pm 5$	ns
IOWR, MWR $\downarrow$ delay time from MRD, IORD $\downarrow$	㉕ tDRWL	15-21	Normal write	tcyk-15		tcyk-15		ns

**Notes** 1. n indicates the number of wait clock cycles inserted in the bus cycle.

2. It is assumed that the TC pin is connected with the pull-up resistor  $R_{TC}$ .

**Remark** The number in the symbol column correspond to the numbers in the timing charts.

(4)  $\mu$ PD70236A-20 ( $V_{DD} = 5 \text{ V} \pm 10\%$ )

(1/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	$T_A = -40 \text{ to } +85^\circ\text{C}$		$T_A = -10 \text{ to } +70^\circ\text{C}$		UNIT
				MIN.	MAX.	MIN.	MAX.	
External clock input cycle	(1) $t_{CYX}$	15-1		25	250	25	250	ns
External clock input high-level width	(2) $t_{CKH}$	15-1		8		8		ns
External clock input low-level width	(3) $t_{CKL}$	15-1		8		8		ns
External clock input rise time	(4) $t_{CKR}$	15-1			7		7	ns
External clock input fall time	(5) $t_{CKF}$	15-1			7		7	ns
CPU operating frequency	- $f_x$	-		2	20	2	20	MHz
CLKOUT output frequency	(6) $t_{CYK}$	15-1		50	500	50	500	ns
CLKOUT high-level width	(7) $t_{CKH}$	15-1		0.5 $t_{CYK}$ -5		0.5 $t_{CYK}$ -5		ns
CLKOUT low-level width	(8) $t_{CKL}$	15-1		0.5 $t_{CYK}$ -5		0.5 $t_{CYK}$ -5		ns
CLKOUT rise time	(9) $t_{KR}$	15-1	1.0 V → 3.5 V		5		5	ns
CLKOUT fall time	(10) $t_{KF}$	15-1	3.5 V → 1.0 V		5		5	ns
CLKOUT delay time (from external clock)	(11) $t_{DXK}$	15-1		4	30	5	30	ns
PCLKOUT output frequency	(12) $t_{CYPK}$	15-1		4 $t_{CYX}$	1000	4 $t_{CYX}$	1000	ns
PCLKOUT high-level width	(13) $t_{PKH}$	15-1		2 $t_{CYX}$ -5		2 $t_{CYX}$ -5		ns
PCLKOUT low-level width	(14) $t_{PKL}$	15-1		2 $t_{CYX}$ -5		2 $t_{CYX}$ -5		ns
PCLKOUT output rise time	(15) $t_{PKR}$	15-1	1.0 V → 3.5 V		5		5	ns
PCLKOUT output fall time	(16) $t_{PKF}$	15-1	3.5 V → 1.0 V		5		5	ns
Input rise time <sup>Note 1</sup>	(17) $t_{IR}$		0.8 V → 2.2 V		10		10	ns
Input fall time <sup>Note 1</sup>	(18) $t_{IF}$		2.2 V → 0.8 V		10		10	ns
Output rise time <sup>Note 2</sup>	(19) $t_{OR}$		0.8 V → 2.2 V		10		10	ns
Output fall time <sup>Note 2</sup>	(20) $t_{OF}$		2.2 V → 0.8 V		10		10	ns
RESET setup time (to CLKOUT↓)	(21) $t_{SRSTK}$	15-2		30		25		ns
RESET hold time (from CLKOUT↓)	(22) $t_{HKRST}$	15-2		15		12		ns
RESOUT output delay time (from CLKOUT↓)	(23) $t_{DKRO}$	15-2		0	40	0	40	ns
RESET low-level width	(24) $t_{WRSTL}$	15-2		6 $t_{CYK}$		6 $t_{CYK}$		ns
READY setup time (to CLKOUT↑)	(25) $t_{SRYK}$	15-3, etc.		5		5		ns
READY hold time (from CLKOUT↑)	(26) $t_{HKRY}$	15-3, etc.		12		12		ns
BCYST high-level width	(27) $t_{BCBCH}$	15-5, etc.		$t_{CYK}(n+1)-7$ <sup>Note 3</sup>		$t_{CYK}(n+1)-7$ <sup>Note 3</sup>		ns
BCYST low-level width	(28) $t_{BCBCL}$	15-5, etc.		$t_{CYK}-7$		$t_{CYK}-7$		ns
BCYST delay time from CLKOUT↓	(29) $t_{DXBC}$	15-5, etc.		3	30	4	25	ns
MRD delay time from CLKOUT	(30) $t_{DKMR}$	15-5, etc.		0	35	0	25	ns

Notes 1. Except external clock and RESET

2. Except CLKOUT and PCLKOUT

3. n indicates the number of wait clock cycles inserted in the bus cycle. In a co-processor cycle, 1 (=TC cycle) must be added to n.

Remark The number in the symbol column correspond to the numbers in the timing charts.

$\mu$ PD70236A-20 ( $V_{DD} = 5 \text{ V} \pm 10\%$ )

(2/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	$T_A = -40 \text{ to } +85^\circ\text{C}$		$T_A = -10 \text{ to } +70^\circ\text{C}$		UNIT
				MIN.	MAX.	MIN.	MAX.	
$\overline{\text{MRD}}\downarrow, \overline{\text{IORD}}\downarrow$ delay time from address/status output	(31) $t_{DARL}$	15-5, etc.		0.5tcyk-12		0.5tcyk-12		ns
Data hold time (from $\overline{\text{MRD}}\uparrow$ , from $\overline{\text{IORD}}\uparrow$ )	(32) $t_{HRD}$	15-5, etc.		0		0		ns
Address delay time from $\overline{\text{CLKOUT}}\downarrow$ <sup>Note 1</sup>	(33) $t_{DKA}$	15-5, etc.		2	30	3	20	ns
Data hold time (from $\overline{\text{R/W}}\downarrow$ )	(34) $t_{HRWD}$	15-5		0		0		ns
Status delay time from $\overline{\text{CLKOUT}}\downarrow$	(35) $t_{DKST}$	15-5, etc.		3	30	4	20	ns
$\overline{\text{DSTB}}\downarrow$ output delay time from $\overline{\text{CLKOUT}}\uparrow$	(36) $t_{DKDS}$	15-5, etc.		5	35	5	30	ns
$\overline{\text{DSTB}}\uparrow$ output delay time from $\overline{\text{CLKOUT}}$	(37) $t_{DKDH}$	15-5, etc.		3	35	4	25	ns
$\overline{\text{DSTB}}\downarrow$ delay time from address/status output	(38) $t_{DADSL}$	15-5, etc.		0.5tcyk-12		0.5tcyk-12		ns
$\overline{\text{DSTB}}$ high-level width	(39) $t_{DSOSH}$	15-5, etc.		0.5tcyk-7		0.5tcyk-7		ns
$\overline{\text{DSTB}}$ low-level width	(40) $t_{DSOSL}$	15-6, etc.		$t_{CYK}(n+1)-7$ <sup>Note 4</sup>		$t_{CYK}(n+1)-7$ <sup>Note 4</sup>		ns
Data hold time (from $\overline{\text{DSTB}}\uparrow$ )	(41) $t_{HDSD}$	15-5, etc.		0		0		ns
Data hold time (from address/status change point)	(42) $t_{HASD}$	15-5		0		0		ns
Control 1 <sup>Note 2</sup> delay time from $\overline{\text{CLKOUT}}$	(43) $t_{DKCT1}$	15-21		0	35	0	25	ns
Control 2 <sup>Note 3</sup> delay time from $\overline{\text{CLKOUT}}$	(44) $t_{DKCT2}$	15-5, etc.		0	35	0	30	ns
Data setup time (to $\overline{\text{CLKOUT}}\downarrow$ )	(45) $t_{SDK}$	15-5, etc.		7		7		ns
Data hold time (from $\overline{\text{CLKOUT}}\downarrow$ )	(46) $t_{HKD}$	15-5, etc.		7		7		ns
Output floating time from $\overline{\text{DSTB}}\downarrow$	(47) $t_{DHZ}$	15-5, etc.			0		0	ns
Address/status hold time from $\overline{\text{MWR}}\uparrow$	(48) $t_{HMMWA}$	15-6		0.5tcyk-12		0.5tcyk-12		ns
$\overline{\text{MWR}}$ delay time from $\overline{\text{CLKOUT}}$	(49) $t_{DKMW}$	15-6, etc.		0	35	0	30	ns
$\overline{\text{MWR}}, \overline{\text{IOWR}}\downarrow$ delay time from address/status output	(50) $t_{DAWL}$	15-6, etc.		0.5tcyk-12		0.5tcyk-12		ns
$\overline{\text{MWR}}, \overline{\text{IOWR}}$ low-level width	(51) $t_{WWL}$	15-6, etc.		$t_{CYK}(n+1)-7$ <sup>Note 4</sup>		$t_{CYK}(n+1)-7$ <sup>Note 4</sup>		ns
Address/status hold time from $\overline{\text{DSTB}}\uparrow$	(52) $t_{HDSHA}$	15-6, etc.		0.5tcyk-12		0.5tcyk-12		ns
Data output delay time from $\overline{\text{DSTB}}\uparrow$	(53) $t_{DOSH}$	15-6, etc.		0.5tcyk-12		0.5tcyk-12		ns
Data delay time from address/status output	(54) $t_{DAD}$	15-6, etc.		0.5tcyk-12		0.5tcyk-12		ns
Output setting time from $\overline{\text{DSTB}}\uparrow$	(55) $t_{DLZ}$	15-6, etc.		0.5tcyk-12		0.5tcyk-12		ns

\* Notes 1. These specifications apply to the following delay times from the falling edge of the  $\overline{\text{CLKOUT}}$  signal.

- (1) Address delay time
- (2) BUSLOCK delay time
- (3) Delay time of signals below immediately after release of bus hold:  
A23-A0, D15-D0, M/I $\bar{O}$ , BUSST1, BUSST0, UB $\bar{E}$ , BCYST, DSTB.

2. Control 1 applies to the  $\overline{\text{MWR}}$  and  $\overline{\text{IOWR}}$  signals in a DMA cycle.
3. Control 2 applies to the BUFEN, INTAK and REFREQ setups.
4. n indicates the number of wait clock cycles inserted in the bus cycle. In a co-processor cycle, 1 (=TC cycle) must be added to n.

Remarks 1. The number in the symbol column correspond to the numbers in the timing charts.

2. Regarding the five specifications (32)  $t_{HRD}$ , (34)  $t_{HRWD}$ , (41)  $t_{HDSD}$ , (42)  $t_{HASD}$ , and (46)  $t_{HKD}$ , at least one should be observed.

$\mu$ PD70236A-20 ( $V_{DD} = 5 \text{ V} \pm 10\%$ )

(3/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	$T_A = -40 \text{ to } +85^\circ\text{C}$		$T_A = -10 \text{ to } +70^\circ\text{C}$		UNIT
				MIN.	MAX.	MIN.	MAX.	
Data output delay time from CLKOUT↑	(56) $t_{DOD}$	15-6, etc.		3	35	4	30	ns
Float delay time from CLKOUT	(57) $t_{FK}$	15-6, etc.		0	30	0	25	ns
$I_{ORD}$ delay time from CLKOUT	(58) $t_{DKIR}$	15-7		0	35	0	25	ns
$I_{OWR}$ delay time from CLKOUT	(59) $t_{DKIW}$	15-8		0	35	0	30	ns
NMI, INTPn ( $n = 0 \text{ to } 7$ ), CPBUSY setup time (to CLKOUT↓)	(60) $t_{S1K}$	15-11		7		7		ns
NMI, INTPn ( $n = 0 \text{ to } 7$ ), CPBUSY hold time (from CLKOUT↓)	(61) $t_{H1K}$	15-11		7		7		ns
$B_{S8}/B_{S16}$ setup time (to CLKOUT↑)	(62) $t_{SSBK}$	15-13		7		7		ns
$B_{S8}/B_{S16}$ hold time (from CLKOUT↑)	(63) $t_{HKS}$	15-13		7		7		ns
HLDREQ setup time (to CLKOUT↑)	(64) $t_{SHQK}$	15-14		7		7		ns
HLDREQ hold time (from CLKOUT↑)	(65) $t_{HKHQ}$	15-14		10		10		ns
HLDAK delay time from CLKOUT↑	(66) $t_{DKHA}$	15-14		3	35	4	25	ns
HLDAK delay time from output float	(67) $t_{DPHA}$	15-14		0.5tcyk-15		0.5tcyk-15		ns
INTPn ( $n = 0 \text{ to } 7$ ) low-level width	(68) $t_{IPIPL}$	15-17		80		80		ns
TCTLn ( $n = 0 \text{ to } 2$ ) setup time (to CLKOUT↓)	(69) $t_{SGK}$	15-18		40		40		ns
TCTLn ( $n = 0 \text{ to } 2$ ) hold time (from CLKOUT↓)	(70) $t_{HKG}$	15-18		80		80		ns
TCTLn ( $n = 0 \text{ to } 2$ ) high-level width	(71) $t_{AGH}$	15-18, etc.		40		40		ns
TCTLn ( $n = 0 \text{ to } 2$ ) low-level width	(72) $t_{AGL}$	15-18, etc.		40		40		ns
TOUTn ( $n = 0 \text{ to } 2$ ) output delay time (from TCTLn ( $n = 0 \text{ to } 2$ )↓)	(73) $t_{DATO}$	15-18, etc.			90		90	ns
TOUTn ( $n = 0 \text{ to } 2$ ) output delay time (from CLKOUT↓)	(74) $t_{DKTO}$	15-18			50		50	ns
TCLK cycle	(75) $t_{CYK}$	15-19		50	DC	50	DC	ns
TCLK high-level width	(76) $t_{TKTKH}$	15-19		20		20		ns
TCLK low-level width	(77) $t_{TKTKL}$	15-19		25		25		ns
TCLK rise time	(78) $t_{TKR}$	15-19			15		15	ns
TCLK fall time	(79) $t_{TKF}$	15-19			15		15	ns
TCTLn ( $n = 0 \text{ to } 2$ ) hold time (from TCLK↑)	(80) $t_{HTKG}$	15-19		40		40		ns
TCTLn ( $n = 0 \text{ to } 2$ ) setup time (to TCLK↑)	(81) $t_{SATK}$	15-19		40		40		ns
TOUTn ( $n = 0 \text{ to } 2$ ) output delay time (from TCLK↓)	(82) $t_{DTKTO}$	15-19			100		100	ns
RxD setup time (to SCU internal clock↓)	(83) $t_{SRX}$	15-20		500		500		ns
RxD hold time (from SCU internal clock↓)	(84) $t_{HRX}$	15-20		500		500		ns
TxD delay time from TOUT1↑	(85) $t_{DTX}$	15-20			200		200	ns
DMAAKn ( $n = 0 \text{ to } 3$ ) delay time from CLKOUT↑	(86) $t_{DKHDA}$	15-21		0	40	0	35	ns
MRD, $I_{ORD}\downarrow$ delay time from CLKOUT↓	(87) $t_{DKRL}$	15-21		0	40	0	35	ns
MRD, $I_{ORD}\uparrow$ delay time from CLKOUT↓	(88) $t_{DKRH}$	15-21		0	40	0	35	ns
DMAAKn ( $n = 0 \text{ to } 3$ )↑ delay time (from $I_{ORD}\uparrow$ )	(89) $t_{DRHDAH}$	15-21		0.5tcyk-12		0.5tcyk-12		ns
$I_{ORD}\downarrow, I_{OWR}\downarrow$ delay time (from DMAAKn ( $n = 0 \text{ to } 3$ )↓)	(90) $t_{DARW}$	15-21		0.5tcyk-12		0.5tcyk-12		ns

Remark The number in the symbol column correspond to the numbers in the timing charts.

$\mu$ PD70236A-20 ( $V_{DD} = 5 \text{ V} \pm 10\%$ )





(4/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	$T_A = -40 \text{ to } +85^\circ\text{C}$		$T_A = -10 \text{ to } +70^\circ\text{C}$		UNIT
				MIN.	MAX.	MIN.	MAX.	
$IORD\uparrow$ delay time (from $MWR\uparrow$ )	(91) $t_{DWHRH}$	15-21		0		0		ns
$MRD\uparrow$ delay time (from $IOWR\uparrow$ )								
$IORD$ , $MRD$ low-level width	(92) $t_{RR}$	15-21		$t_{CY}(n+2)-35$ <sup>Note1</sup>		$t_{CY}(n+2)-25$ <sup>Note1</sup>		ns
$IOWR$ , $MWR$ low-level width (extended write)	(93) $t_{WW1}$	15-21	Extended write	$t_{CY}(n+2)-35$ <sup>Note1</sup>		$t_{CY}(n+2)-25$ <sup>Note1</sup>		ns
$IOWR$ , $MWR$ low-level width (normal write)	(94) $t_{WW2}$	15-21	Normal write	$t_{CY}(n+1)-35$ <sup>Note1</sup>		$t_{CY}(n+1)-25$ <sup>Note1</sup>		ns
$\overline{TC}$ output delay time (from $CLKOUT\uparrow$ )	(95) $t_{DKTCL}$	15-22		0	35	0	25	ns
$\overline{TC}$ OFF output delay time (from $CLKOUT\uparrow$ )	(96) $t_{DKTCF}$	15-22		0	35	0	25	ns
$\overline{TC}$ pull-up delay time (from $CLKOUT\uparrow$ ) <sup>Note 2</sup>	(97) $t_{DKTCH}$	15-22	$R_{TC} = 1.1 \text{ k}\Omega$	0	$2t_{CYK}-10$	0	$2t_{CYK}-10$	ns
$\overline{TC}$ low-level width	(98) $t_{TCTCL}$	15-22		$t_{CY}(n+1)-12$ <sup>Note1</sup>		$t_{CY}(n+1)-12$ <sup>Note1</sup>		ns
END setup time (to $CLKOUT\uparrow$ )	(99) $t_{SEDK}$	15-22		10		10		ns
END low-level width	(100) $t_{EDEDL}$	15-22		100		100		ns
DMARQ $n$ ( $n = 0$ to 3) setup time (to $CLKOUT\uparrow$ )	(101) $t_{SOOK}$	15-22, etc.		12		12		ns
DMAAK $n$ ( $n = 0$ to 3) delay time from $CLKOUT\downarrow$	(102) $t_{DKLOA}$	15-23		0	35	0	25	ns
MRD high-level width	(103) $t_{MFRMRH}$	15-5		$0.5t_{CYK}-7$		$0.5t_{CYK}-7$		ns
Data set time from $MRD\uparrow$	(104) $t_{DMRHL2}$	15-6, etc.		$0.5t_{CYK}-12$		$0.5t_{CYK}-12$		ns
Data output delay time from $MRD\uparrow$	(105) $t_{DMRHD}$	15-6, etc.		$0.5t_{CYK}-12$		$0.5t_{CYK}-12$		ns
Cascade address delay time from $CLKOUT$	(106) $t_{DKCA}$	15-15, etc.		2	30	3	20	ns
INTAK high-level width	(107) $t_{IAIAH}$	15-16		$2.5t_{CYK}-7$		$2.5t_{CYK}-7$		ns
PCLKOUT delay time from $CLKOUT$	(108) $t_{DKPK}$	15-1	$CLK_C = 00$		$\pm 5$		$\pm 5$	ns
$IOWR$ , $MWR\downarrow$ delay time from $MRD$ , $IORD\downarrow$	(109) $t_{DRLWL}$	15-21	Normal write	$t_{CYK}-12$		$t_{CYK}-12$		ns

**Notes** 1. n indicates the number of wait clock cycles inserted in the bus cycle.

2. It is assumed that the  $\overline{TC}$  pin is connected with the pull-up resistor  $R_{TC}$ .

**Remark** The number in the symbol column correspond to the numbers in the timing charts.

**AC Test Input Waveform (Except X1)****AC Test Input Waveform (X1)****AC Test Output Test Points****Load Conditions**

**Caution** If the load capacitance exceeds 100 pF due to the construction of the circuit, the load capacitance of this device should be reduced to 100 pF or less by insertion of a buffer, etc.

**15.2 SPECIFICATIONS WHEN  $V_{DD} = 3.6$  TO 4.5 V****Absolute Maximum Ratings ( $T_A = 25^\circ\text{C}$ )**

PARAMETER	SYMBOL	TEST CONDITIONS	RATING	UNIT
Supply voltage	$V_{DD}$		-0.5 to +7.0	V
Input voltage	$V_I$	Except X1, $V_{DD} = 3.6$ to 4.5 V	-0.5 to $V_{DD}+0.3$	V
Clock input voltage	$V_K$	X1, $V_{DD} = 3.6$ to 4.5 V	-0.5 to $V_{DD}+1.0$	V
Output short current	$I_{OS}$		50	mA
Output voltage	$V_O$	$V_{DD} = 3.6$ to 4.5 V	-0.5 to $V_{DD}+0.3$	V
Operating ambient temperature	$T_A$		-40 to +85	$^\circ\text{C}$
Storage temperature	$T_{STG}$		-65 to +150	$^\circ\text{C}$

- Cautions**
1. Do not connect output pin (or I/O pin) of IC product directly to other output pins,  $V_{DD}$ ,  $V_{CC}$  or GND. Open drain output pins or open collector output pins, however, can be connected each other. Output pins having high impedance capability can be also connected each other in an external circuit designed the timing to prevent output conflict.
  2. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The parameters apply independently. The device should be operated within the limits specified under DC and AC Characteristics.

DC Characteristics ( $T_A = -40$  to  $+85$  °C,  $V_{DD} = 3.6$  to  $4.5$  V)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input voltage, high	$V_{IH}$	Except <u>RESET</u>	2.2		$V_{DD}+0.3$	V
		<u>RESET</u>	$0.8 V_{DD}$		$V_{DD}+0.3$	V
Input voltage, low	$V_{IL}$	Except <u>RESET</u>	-0.5		$0.2 V_{DD}$	V
		<u>RESET</u>	-0.5		$0.2 V_{DD}$	V
Clock input voltage, high	$V_{KH}$	X2, X1	$0.8 V_{DD}$		$V_{DD}+0.5$	V
Clock input voltage, low	$V_{KL}$	X2, X1	-0.5		+0.6	V
Output voltage, high	$V_{OH}$	$I_{OH} = -2.5$ mA	$0.7 V_{DD}$			V
		$I_{OH} = -100$ $\mu$ A	$V_{DD}-0.4$			V
Output voltage, low	$V_{OL}$	Except <u>TC</u> , $I_{OL} = 2.5$ mA			0.4	V
		<u>TC</u> , $I_{OL} = 5.0$ mA			0.4	V
Input leak current, high	$I_{LH}$	$V_i = V_{DD}$			10	$\mu$ A
Input leak current, low	$I_{LL}$	$V_i = 0$ V			-10	$\mu$ A
Output leak current, high	$I_{LOH}$	$V_o = V_{DD}$			10	$\mu$ A
Output leak current, low	$I_{LOT}$	$V_o = 0$ V			-10	$\mu$ A
High-level latch leakage current	$I_{LH}$	$V_i = 3.0$ V	0		-200	$\mu$ A
Low-level latch leakage current	$I_{LL}$	$V_i = 0.8$ V	0		200	$\mu$ A
Latch inversion current ( $L \rightarrow H$ )	$I_{LH}$				200	$\mu$ A
Latch inversion current ( $H \rightarrow L$ )	$I_{LL}$				-200	$\mu$ A
Supply current <sup>Note</sup>	$I_{DD}$	In operation ( $f_x = 2$ to $16$ MHz)		2.9 $f_x + 2$	5 $f_x + 5$	mA
		HALT ( $f_x = 2$ to $16$ MHz)		$0.03125f_x + 0.3$	$0.35f_x + 2.0$	mA
		STOP		4.0	150	$\mu$ A

\*

Note Setting condition : The CPU clock is used for the TCLK0 to TCLK2 with refreshing enabled.

The units of the constants 2.9, 5, 0.03125, 0.35 are mA/MHz.


Remark The TYP. values are the reference values when  $T_A = 25$  °C and  $V_{DD} = 4.0$  V.Capacitance ( $T_A = 25$  °C,  $V_{DD} = 0$  V)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input capacitance	$C_I$	$f_c = 1$ MHz Unmeasured pins returned to 0 V.			15	pF
Input output capacitance	$C_{IO}$				15	pF
Output capacitance	$C_O$				15	pF

### Recommended Oscillator Circuit

(a) Crystal resonator connection ( $T_A = -40$  to  $+85$  °C,  $V_{DD} = 3.6$  to  $4.5$  V)

(I) Recommended conditions of oscillation with basic wave




MANUFACTURER	OSCILLATOR FREQUENCY $f_{xx}$ [MHz]	PRODUCT NAME	RECOMMENDED CONSTANT	
			C1 [pF]	C2 [pF]
Kinseki, Ltd.	20	HC-49/U	10	10

**Cautions**

1. The oscillation circuit should be located as close as possible to the X1 and X2 pins.
2. No other signal lines should cross the shaded area.
3. Sufficient evaluation is required for matching between the  $\mu$ PD70236A and the resonator.

(II) Recommended conditions with third overtone




MANUFACTURER	OSCILLATOR FREQUENCY $f_{xx}$ [MHz]	PRODUCT NAME	RECOMMENDED CONSTANT			
			C1 [pF]	C2 [pF]	C3 [pF]	L [ $\mu$ H]
Kinseki, Ltd.	32	HC-49/U	5	1000	5	5.6
	25		5	1000	10	4.7

**Cautions**

1. The oscillation circuit should be located as close as possible to the X1 and X2 pins.
2. No other signal lines should cross the shaded area.
3. Sufficient evaluation is required for matching between the  $\mu$ PD70236A and the resonator.

## (b) External clock input



**Cautions**

1. The high-speed CMOS inverter should be located as close as possible to the X1 and X2 pins.
2. Ensure that matching between the  $\mu$ PD70236A and the high-speed CMOS Inverter is fully evaluated.

AC Characteristics ( $V_{DD} = 3.6$  to  $4.5$  V, Output pin load capacitance :  $C_L = 100$  pF)(1)  $\mu$ PD70236A-16 ( $V_{DD} = 3.6$  to  $4.5$  V)

(1/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	$T_A = -40$ to $+85$ °C		UNIT
				MIN.	MAX.	
External clock input cycle	(1) $t_{CYX}$	15-1		40	250	ns
External clock input high-level width	(2) $t_{KHH}$	15-1		10		ns
External clock input low-level width	(3) $t_{KLL}$	15-1		10		ns
External clock input rise time	(4) $t_{KXR}$	15-1			7	ns
External clock input fall time	(5) $t_{KXF}$	15-1			7	ns
CPU operating frequency	- $f_x$	-		2	12.5	MHz
CLKOUT output frequency	(6) $t_{CYK}$	15-1		80	500	ns
CLKOUT high-level width	(7) $t_{KHH}$	15-1		0.5tcyx-10		ns
CLKOUT low-level width	(8) $t_{KLL}$	15-1		0.5tcyx-10		ns
CLKOUT rise time	(9) $t_{KR}$	15-1	$0.2V_{DD} \rightarrow 0.7V_{DD}$		10	ns
CLKOUT fall time	(10) $t_{KF}$	15-1	$0.7V_{DD} \rightarrow 0.2V_{DD}$		10	ns
CLKOUT delay time (from external clock)	(11) $t_{DXK}$	15-1		4	30	ns
PCLKOUT output frequency	(12) $t_{CYPK}$	15-1		4tcyx	1000	ns
PCLKOUT high-level width	(13) $t_{PKH}$	15-1		2tcyx-10		ns
PCLKOUT low-level width	(14) $t_{PKL}$	15-1		2tcyx-10		ns
PCLKOUT output rise time	(15) $t_{PKR}$	15-1	$0.2V_{DD} \rightarrow 0.7V_{DD}$		10	ns
PCLKOUT output fall time	(16) $t_{PKF}$	15-1	$0.7V_{DD} \rightarrow 0.2V_{DD}$		10	ns
Input rise time <sup>Note 1</sup>	(17) $t_{IR}$		$0.7V_{DD} \rightarrow 0.2V_{DD}$		12	ns
Input fall time <sup>Note 1</sup>	(18) $t_{IF}$		$0.2V_{DD} \rightarrow 0.7V_{DD}$		10	ns
Output rise time <sup>Note 2</sup>	(19) $t_{OR}$		$0.7V_{DD} \rightarrow 0.2V_{DD}$		12	ns
Output fall time <sup>Note 2</sup>	(20) $t_{OF}$		$0.2V_{DD} \rightarrow 0.7V_{DD}$		10	ns
RESET setup time (to CLKOUT↓)	(21) $t_{SRSTK}$	15-2		30		ns
RESET hold time (from CLKOUT↓)	(22) $t_{HKRST}$	15-2		15		ns
RESOUT output delay time (from CLKOUT↓)	(23) $t_{DKRO}$	15-2		0	40	ns
RESET low-level width	(24) $t_{WRSTL}$	15-2		6tcyk		ns
READY setup time (to CLKOUT↑)	(25) $t_{SRYK}$	15-3, etc.		7		ns
READY hold time (from CLKOUT↑)	(26) $t_{HKRY}$	15-3, etc.		15		ns
BCYST high-level width	(27) $t_{BCBCH}$	15-5, etc.		tcyk(n+1)-10 <sup>Note 3</sup>		ns
BCYST low-level width	(28) $t_{BCBCL}$	15-5, etc.		tcyk-10		ns
BCYST delay time from CLKOUT↓	(29) $t_{DKBC}$	15-5, etc.		4	35	ns
MRD delay time from CLKOUT	(30) $t_{DKMR}$	15-5, etc.		0	40	ns

Notes 1. Except external clock and RESET

2. Except CLKOUT and PCLKOUT

3. n indicates the number of wait clock cycles inserted in the bus cycle. In a co-processor cycle, 1 (=TC cycle) must be added to n.

Remark The number in the symbol column correspond to the numbers in the timing charts.

$\mu$ PD70236A-16 ( $V_{DD} = 3.6$  to  $4.5$  V)

(2/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	$T_A = -40$ to $+85$ °C		UNIT
				MIN.	MAX.	
$\overline{MRD}$ , $\overline{IORD}$ delay time from address/status output	(31) $t_{DARL}$	15-5, etc.		0.5tcy $k$ -15		ns
Data hold time (from $\overline{MRD}$ , from $\overline{IORD}$ )	(32) $t_{HRD}$	15-5, etc.		0		ns
Address delay time from CLKOUT $\downarrow$ <sup>Note 1</sup>	(33) $t_{DKA}$	15-5, etc.		3	35	ns
Data hold time (from R/W $\downarrow$ )	(34) $t_{HRWD}$	15-5		0		ns
Status delay time from CLKOUT $\downarrow$	(35) $t_{DKST}$	15-5, etc.		4	35	ns
$\overline{DSTB}$ output delay time from CLKOUT $\uparrow$	(36) $t_{DKDS}$	15-5, etc.		5	45	ns
$\overline{DSTB}$ output delay time from CLKOUT	(37) $t_{DKDSH}$	15-5, etc.		4	40	ns
$\overline{DSTB}$ delay time from address/status output	(38) $t_{DADSL}$	15-5, etc.		0.5tcy $k$ -15		ns
$\overline{DSTB}$ high-level width	(39) $t_{DSOSH}$	15-5, etc.		0.5tcy $k$ -10		ns
$\overline{DSTB}$ low-level width	(40) $t_{DSDSL}$	15-6, etc.		tcy $k(n+1)-10$ <sup>Note 4</sup>		ns
Data hold time (from $\overline{DSTB}$ )	(41) $t_{HDSD}$	15-5, etc.		0		ns
Data hold time (from address/status change point)	(42) $t_{HASD}$	15-5		0		ns
Control 1 <sup>Note 2</sup> delay time from CLKOUT	(43) $t_{DKCT1}$	15-21		0	40	ns
Control 2 <sup>Note 3</sup> delay time from CLKOUT	(44) $t_{DKCT2}$	15-5, etc.		0	40	ns
Data setup time (to CLKOUT $\downarrow$ )	(45) $t_{SDK}$	15-5, etc.		10		ns
Data hold time (from CLKOUT $\downarrow$ )	(46) $t_{HKD}$	15-5, etc.		10		ns
Output floating time from $\overline{DSTB}$ $\downarrow$	(47) $t_{DHZ}$	15-5, etc.			0	ns
Address/status hold time from $\overline{MWR}$ $\uparrow$	(48) $t_{HMWHA}$	15-6		0.5tcy $k$ -15		ns
$\overline{MWR}$ delay time from CLKOUT	(49) $t_{DKMW}$	15-6, etc.		0	40	ns
$\overline{MWR}$ , $\overline{IOWR}$ delay time from address/status output	(50) $t_{DAWL}$	15-6, etc.		0.5tcy $k$ -15		ns
$\overline{MWR}$ , $\overline{IOWR}$ low-level width	(51) $t_{WWL}$	15-6, etc.		tcy $k(n+1)-10$ <sup>Note 4</sup>		ns
Address/status hold time from $\overline{DSTB}$ $\uparrow$	(52) $t_{HDSHA}$	15-6, etc.		0.5tcy $k$ -15		ns
Data output delay time from $\overline{DSTB}$ $\uparrow$	(53) $t_{DDSHD}$	15-6, etc.		0.5tcy $k$ -15		ns
Data delay time from address/status output	(54) $t_{DAD}$	15-6, etc.		0.5tcy $k$ -15		ns
Output setting time from $\overline{DSTB}$ $\uparrow$	(55) $t_{DLZ}$	15-6, etc.		0.5tcy $k$ -15		ns

**Notes** 1. These specifications apply to the following delay times from the falling edge of the CLKOUT signal.

\*

- (1) Address delay time
- (2) BUSLOCK delay time
- (3) Delay time of signals below immediately after release of bus hold:  
A23-A0, D15-D0, M/I $\bar{O}$ , BUSST1, BUSST0, UBE, BCYST, DSTB.
2. Control 1 applies to the MWR and IOWR signals in a DMA cycle.
3. Control 2 applies to the BUFEN, INTAK and REFRQ setups.
4. n indicates the number of wait clock cycles inserted in the bus cycle. In a co-processor cycle, 1 (=TC cycle) must be added to n.

**Remarks** 1. The number in the symbol column correspond to the numbers in the timing charts.

2. Regarding the five specifications (32)  $t_{HRD}$ , (34)  $t_{HRWD}$ , (41)  $t_{HDSD}$ , (42)  $t_{HASD}$ , and (46)  $t_{HKD}$ , at least one should be observed.

$\mu$ PD70236A-16 ( $V_{DD} = 3.6$  to  $4.5$  V)

(3/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	$T_A = -40$ to $+85$ °C		UNIT
				MIN.	MAX.	
Data output delay time from CLKOUT↑	(56) $t_{DKD}$	15-6, etc.		4	40	ns
Float delay time from CLKOUT	(57) $t_{FK}$	15-6, etc.		0	40	ns
$\overline{IORD}$ delay time from CLKOUT	(58) $t_{DKIR}$	15-7		0	40	ns
$\overline{IOWR}$ delay time from CLKOUT	(59) $t_{DKIW}$	15-8		0	40	ns
NMI, INTPn (n = 0 to 7), CPBUSY setup time (to CLKOUT↓)	(60) $t_{SIK}$	15-11		10		ns
NMI, INTPn(n = 0 to 7), CPBUSY hold time (from CLKOUT↓)	(61) $t_{HKI}$	15-11		10		ns
BS8/BS16 setup time (to CLKOUT↑)	(62) $t_{SESK}$	15-13		10		ns
BS8/BS16 hold time (from CLKOUT↑)	(63) $t_{HKBS}$	15-13		10		ns
HLDREQ setup time (to CLKOUT↑)	(64) $t_{SHOK}$	15-14		10		ns
HLDREQ hold time (from CLKOUT↑)	(65) $t_{HKHO}$	15-14		15		ns
HLDAK delay time from CLKOUT↑	(66) $t_{DKHA}$	15-14		4	40	ns
HLDAK delay time from output float	(67) $t_{DFHA}$	15-14		0.5tcyk-15		ns
INTPn(n = 0 to 7) low-level width	(68) $t_{IPPL}$	15-17		90		ns
TCTLn (n = 0 to 2) setup time (to CLKOUT↓)	(69) $t_{SGK}$	15-18		55		ns
TCTLn (n = 0 to 2) hold time (from CLKOUT↓)	(70) $t_{HKG}$	15-18		90		ns
TCTLn (n = 0 to 2) high-level width	(71) $t_{EGH}$	15-18, etc.		45		ns
TCTLn (n = 0 to 2) low-level width	(72) $t_{EGL}$	15-18, etc.		45		ns
TOUtn (n = 0 to 2) output delay time (from TCTLn (n = 0 to 2)↓)	(73) $t_{DERO}$	15-18, etc.			100	ns
TOUtn (n = 0 to 2) output delay time (from CLKOUT↓)	(74) $t_{DKTO}$	15-18			70	ns
TCLK cycle	(75) $t_{CYTK}$	15-19		80	DC	ns
TCLK high-level width	(76) $t_{TKTKH}$	15-19		30		ns
TCLK low-level width	(77) $t_{TKTKL}$	15-19		35		ns
TCLK rise time	(78) $t_{TKR}$	15-19			15	ns
TCLK fall time	(79) $t_{TKF}$	15-19			15	ns
TCTLn (n = 0 to 2) hold time (from TCLKT↑)	(80) $t_{TKKG}$	15-19		60		ns
TCTLn (n = 0 to 2) setup time (to TCLKT↑)	(81) $t_{SGTK}$	15-19		45		ns
TOUtn (n = 0 to 2) output delay time (from TCLKT↓)	(82) $t_{DKTTO}$	15-19			120	ns
RxD setup time (to SCU internal clock↓)	(83) $t_{SRX}$	15-20		700		ns
RxD hold time (from SCU internal clock↓)	(84) $t_{HRX}$	15-20		700		ns
TxD delay time from TOU1↑	(85) $t_{DTX}$	15-20			300	ns
DMAAKn (n = 0 to 3) delay time from CLKOUT↑	(86) $t_{DKHDA}$	15-21		0	40	ns
MRD, $\overline{IORD}$ ↓ delay time from CLKOUT↓	(87) $t_{DKRL}$	15-21		0	40	ns
MRD, $\overline{IORD}$ ↑ delay time from CLKOUT↓	(88) $t_{DKRH}$	15-21		0	40	ns
DMAAKn (n = 0 to 3)↑ delay time (from $\overline{IORD}$ ↑)	(89) $t_{DRHDAH}$	15-21		0.5tcyk-15		ns
$\overline{IORD}$ ↓, $\overline{IOWR}$ ↓ delay time (from DMAAKn (n = 0 to 3)↓)	(90) $t_{DDARW}$	15-21		0.5tcyk-15		ns

**Remark** The number in the symbol column correspond to the numbers in the timing charts.

$\mu$ PD70236A-16 ( $V_{DD} = 3.6$  to  $4.5$  V)

(4/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	$T_A = -40$ to $+85$ °C		UNIT
				MIN.	MAX.	
$\overline{IORD}\uparrow$ delay time (from $\overline{MWR}\uparrow$ )	(91) $t_{DWHRH}$	15-21		0		ns
$\overline{MRD}\uparrow$ delay time (from $\overline{IWR}\uparrow$ )						
$\overline{IORD}$ , $\overline{MRD}$ low-level width	(92) $t_{RR}$	15-21		$t_{CYK}(n+2)-40$ <sup>Note 1</sup>		ns
$\overline{IWR}$ , $\overline{MWR}$ low-level width (extended write)	(93) $t_{WW1}$	15-21	Extended write	$t_{CYK}(n+2)-40$ <sup>Note 1</sup>		ns
$\overline{IWR}$ , $\overline{MWR}$ low-level width (normal write)	(94) $t_{WW2}$	15-21	Normal write	$t_{CYK}(n+1)-40$ <sup>Note 1</sup>		ns
$\overline{TC}$ output delay time (from $\overline{CLKOUT}\uparrow$ )	(95) $t_{DKTCL}$	15-22		0	40	ns
$\overline{TC}$ OFF output delay time (from $\overline{CLKOUT}\uparrow$ )	(96) $t_{DKTCF}$	15-22		0	40	ns
$\overline{TC}$ pull-up delay time (from $\overline{CLKOUT}\uparrow$ ) <sup>Note 2</sup>	(97) $t_{DKTCH}$	15-22	$R_{TC} = 1.1\text{ k}\Omega$	0	$2t_{CYK}-15$	ns
$\overline{TC}$ low-level width	(98) $t_{CTCCL}$	15-22		$t_{CYK}(n+1)-15$ <sup>Note 1</sup>		ns
$\overline{END}$ setup time (to $\overline{CLKOUT}\uparrow$ )	(99) $t_{SEDK}$	15-22		15		ns
$\overline{END}$ low-level width	(100) $t_{EDEDL}$	15-22		100		ns
$\overline{DMARQ}_n$ ( $n = 0$ to $3$ ) setup time (to $\overline{CLKOUT}\uparrow$ )	(101) $t_{SDOK}$	15-22, etc.		15		ns
$\overline{DMAAK}_n$ ( $n = 0$ to $3$ ) delay time from $\overline{CLKOUT}\downarrow$	(102) $t_{DKLDA}$	15-23		0	40	ns
$\overline{MRD}$ high-level width	(103) $t_{MRMRH}$	15-5		$0.5t_{CYK}-10$		ns
Data set time from $\overline{MRD}\uparrow$	(104) $t_{DMRHLZ}$	15-6, etc.		$0.5t_{CYK}-15$		ns
Data output delay time from $\overline{MRD}\uparrow$	(105) $t_{DMRHD}$	15-6, etc.		$0.5t_{CYK}-15$		ns
Cascade address delay time from $\overline{CLKOUT}$	(106) $t_{DKCA}$	15-15, etc.		3	35	ns
$\overline{INTAK}$ high-level width	(107) $t_{IAIAH}$	15-16		$2.5t_{CYK}-10$		ns
$\overline{PCLKOUT}$ delay time from $\overline{CLKOUT}$	(108) $t_{DKPK}$	15-1	$CLKC = 00$		$\pm 5$	ns
$\overline{IWR}$ , $\overline{MWR}\downarrow$ delay time from $\overline{MRD}$ , $\overline{IORD}\downarrow$	(109) $t_{DRWL}$	15-21	Normal write	$t_{CYK}-15$		ns

\*

**Notes** 1. n indicates the number of wait clock cycles inserted in the bus cycle.

2. It is assumed that the  $\overline{TC}$  pin is connected with the pull-up resistor  $R_{TC}$ .

**Remark** The number in the symbol column correspond to the numbers in the timing charts.

(2)  $\mu$ PD70236A-20 ( $V_{DD} = 3.6$  to  $4.5$  V)

(1/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	$T_A = -40$ to $+85$ °C		UNIT
				MIN.	MAX.	
External clock input cycle	(1) $t_{CYX}$	15-1		31.25	250	ns
External clock input high-level width	(2) $t_{CKH}$	15-1		8		ns
External clock input low-level width	(3) $t_{CKL}$	15-1		8		ns
External clock input rise time	(4) $t_{CKR}$	15-1			7	ns
External clock input fall time	(5) $t_{CKF}$	15-1			7	ns
CPU operating frequency	- $f_x$	-		2	16	MHz
CLKOUT output frequency	(6) $t_{CYK}$	15-1		62.5	500	ns
CLKOUT high-level width	(7) $t_{KKH}$	15-1		0.5 $t_{CYK}$ -10		ns
CLKOUT low-level width	(8) $t_{KKL}$	15-1		0.5 $t_{CYK}$ -10		ns
CLKOUT rise time	(9) $t_{KR}$	15-1	0.2 $V_{DD}$ → 0.7 $V_{DD}$		10	ns
CLKOUT fall time	(10) $t_{KF}$	15-1	0.7 $V_{DD}$ → 0.2 $V_{DD}$		10	ns
CLKOUT delay time (from external clock)	(11) $t_{DKX}$	15-1		4	30	ns
PCLKOUT output frequency	(12) $t_{CYPK}$	15-1		4 $t_{CYX}$	1000	ns
PCLKOUT high-level width	(13) $t_{PKH}$	15-1		2 $t_{CYX}$ -10		ns
PCLKOUT low-level width	(14) $t_{PKL}$	15-1		2 $t_{CYX}$ -10		ns
PCLKOUT output rise time	(15) $t_{PKR}$	15-1	0.2 $V_{DD}$ → 0.7 $V_{DD}$		10	ns
PCLKOUT output fall time	(16) $t_{PKF}$	15-1	0.7 $V_{DD}$ → 0.2 $V_{DD}$		10	ns
Input rise time <sup>Note 1</sup>	(17) $t_{IR}$		0.7 $V_{DD}$ → 0.2 $V_{DD}$		12	ns
Input fall time <sup>Note 1</sup>	(18) $t_{IF}$		0.2 $V_{DD}$ → 0.7 $V_{DD}$		10	ns
Output rise time <sup>Note 2</sup>	(19) $t_{OR}$		0.7 $V_{DD}$ → 0.2 $V_{DD}$		12	ns
Output fall time <sup>Note 2</sup>	(20) $t_{OF}$		0.2 $V_{DD}$ → 0.7 $V_{DD}$		10	ns
RESET setup time (to CLKOUT↓)	(21) $t_{SRSTK}$	15-2		30		ns
RESET hold time (from CLKOUT↓)	(22) $t_{HKRST}$	15-2		15		ns
RESOUT output delay time (from CLKOUT↓)	(23) $t_{DKRO}$	15-2		0	40	ns
RESET low-level width	(24) $t_{WRSTL}$	15-2		6 $t_{CYK}$		ns
READY setup time (to CLKOUT↑)	(25) $t_{SRYK}$	15-3, etc.		7		ns
READY hold time (from CLKOUT↑)	(26) $t_{HKRY}$	15-3, etc.		15		ns
BCYST high-level width	(27) $t_{BCBCH}$	15-5, etc.		$t_{CYK}(n+1)$ -10 <sup>Note 3</sup>		ns
BCYST low-level width	(28) $t_{BCBCL}$	15-5, etc.		$t_{CYK}$ -10		ns
BCYST delay time from CLKOUT↓	(29) $t_{DKBC}$	15-5, etc.		4	35	ns
MRD delay time from CLKOUT	(30) $t_{DKMR}$	15-5, etc.		0	40	ns

Notes 1. Except external clock and RESET

2. Except CLKOUT and PCLKOUT

3. n indicates the number of wait clock cycles inserted in the bus cycle. In a co-processor cycle, 1 (=TC cycle) must be added to n.

Remark The number in the symbol column correspond to the numbers in the timing charts.

$\mu$ PD70236A-20 ( $V_{DD} = 3.6$  to  $4.5$  V)

(2/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	$T_A = -40$ to $+85$ °C		UNIT
				MIN.	MAX.	
$\overline{MRD}$ , $\overline{IORD}$ delay time from address/status output	(31) $t_{DARL}$	15-5, etc.		0.5tcv <sub>k</sub> -15		ns
Data hold time (from $\overline{MRD}$ , from $\overline{IORD}$ )	(32) $t_{HRD}$	15-5, etc.		0		ns
Address delay time from CLKOUT <sub>1</sub> <sup>Note 1</sup>	(33) $t_{DKA}$	15-5, etc.		3	35	ns
Data hold time (from R/W <sub>J</sub> )	(34) $t_{HRWD}$	15-5		0		ns
Status delay time from CLKOUT <sub>J</sub>	(35) $t_{DKST}$	15-5, etc.		4	35	ns
DSTB <sub>J</sub> output delay time from CLKOUT <sub>J</sub>	(36) $t_{DKDS}$	15-5, etc.		5	45	ns
DSTB <sub>J</sub> output delay time from CLKOUT	(37) $t_{DKDSH}$	15-5, etc.		4	40	ns
DSTB <sub>J</sub> delay time from address/status output	(38) $t_{DADSL}$	15-5, etc.		0.5tcv <sub>k</sub> -15		ns
DSTB high-level width	(39) $t_{DSDSH}$	15-5, etc.		0.5tcv <sub>k</sub> -10		ns
DSTB low-level width	(40) $t_{DSDSL}$	15-6, etc.		tcv <sub>k(n+1)-10</sub> <sup>Note 4</sup>		ns
Data hold time (from DSTB <sub>J</sub> )	(41) $t_{HDSD}$	15-5, etc.		0		ns
Data hold time (from address/status change point)	(42) $t_{HASD}$	15-5		0		ns
Control 1 <sup>Note 2</sup> delay time from CLKOUT	(43) $t_{DKCT1}$	15-21		0	40	ns
Control 2 <sup>Note 3</sup> delay time from CLKOUT	(44) $t_{DKCT2}$	15-5, etc.		0	40	ns
Data setup time (to CLKOUT <sub>J</sub> )	(45) $t_{SDK}$	15-5, etc.		10		ns
Data hold time (from CLKOUT <sub>J</sub> )	(46) $t_{HKD}$	15-5, etc.		10		ns
Output floating time from DSTB <sub>J</sub>	(47) $t_{DHZ}$	15-5, etc.			0	ns
Address/status hold time from MWR <sub>J</sub>	(48) $t_{HMWHA}$	15-6		0.5tcv <sub>k</sub> -15		ns
MWR delay time from CLKOUT	(49) $t_{DKMW}$	15-6, etc.		0	40	ns
MWR, IOWR <sub>J</sub> delay time from address/status output	(50) $t_{DAWL}$	15-6, etc.		0.5tcv <sub>k</sub> -15		ns
MWR, IOWR <sub>J</sub> low-level width	(51) $t_{WWL}$	15-6, etc.		tcv <sub>k(n+1)-10</sub> <sup>Note 4</sup>		ns
Address/status hold time from DSTB <sub>J</sub>	(52) $t_{HDSHA}$	15-6, etc.		0.5tcv <sub>k</sub> -15		ns
Data output delay time from DSTB <sub>J</sub>	(53) $t_{DDSHD}$	15-6, etc.		0.5tcv <sub>k</sub> -15		ns
Data delay time from address/status output	(54) $t_{DAD}$	15-6, etc.		0.5tcv <sub>k</sub> -15		ns
Output setting time from DSTB <sub>J</sub>	(55) $t_{DLZ}$	15-6, etc.		0.5tcv <sub>k</sub> -15		ns

**Notes** 1. These specifications apply to the following delay times from the falling edge of the CLKOUT signal. \*

- (1) Address delay time
- (2) BUSLOCK delay time
- (3) Delay time of signals below immediately after release of bus hold:  
A23-A0, D15-D0, M/I<sub>O</sub>, BUSST1, BUSST0, UBE, BCYST, DSTB.
2. Control 1 applies to the MWR and IOWR signals in a DMA cycle.
3. Control 2 applies to the BUFEN, INTAK and REFRQ setups.
4. n indicates the number of wait clock cycles inserted in the bus cycle. In a co-processor cycle, 1 (=TC cycle) must be added to n.

**Remarks** 1. The number in the symbol column correspond to the numbers in the timing charts.

2. Regarding the five specifications (32)  $t_{HRD}$ , (34)  $t_{HRWD}$ , (41)  $t_{HDSD}$ , (42)  $t_{HASD}$ , and (46)  $t_{HKD}$ , at least one should be observed.

$\mu$ PD70236A-20 ( $V_{DD} = 3.6$  to  $4.5$  V)

(3/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	$T_A = -40$ to $+85$ °C		UNIT
				MIN.	MAX.	
Data output delay time from CLKOUT↑	⑤⑥ t <sub>DKD</sub>	15-6, etc.		4	40	ns
Float delay time from CLKOUT	⑦ t <sub>F</sub>	15-6, etc.		0	40	ns
IORD delay time from CLKOUT	⑧ t <sub>DKIR</sub>	15-7		0	40	ns
IOWR delay time from CLKOUT	⑨ t <sub>DKIW</sub>	15-8		0	40	ns
NMI, INTPn (n = 0 to 7), CPBUSY setup time (to CLKOUT↓)	⑩ t <sub>SIK</sub>	15-11		10		ns
NMI, INTPn(n = 0 to 7), CPBUSY hold time (from CLKOUT↓)	⑪ t <sub>HKI</sub>	15-11		10		ns
BS8/BS16 setup time (to CLKOUT↑)	⑫ t <sub>SBSK</sub>	15-13		10		ns
BS8/BS16 hold time (from CLKOUT↑)	⑬ t <sub>HKB8</sub>	15-13		10		ns
HLDRQ setup time (to CLKOUT↑)	⑭ t <sub>SHOK</sub>	15-14		10		ns
HLDRQ hold time (from CLKOUT↑)	⑮ t <sub>HKO</sub>	15-14		15		ns
HLDAK delay time from CLKOUT↑	⑯ t <sub>DKHA</sub>	15-14		4	40	ns
HLDAK delay time from output float	⑰ t <sub>DFA</sub>	15-14		0.5t <sub>CYK</sub> -15		ns
INTPn(n = 0 to 7) low-level width	⑱ t <sub>IPPL</sub>	15-17		90		ns
TCTLn (n = 0 to 2) setup time (to CLKOUT↓)	⑲ t <sub>SGK</sub>	15-18		55		ns
TCTLn (n = 0 to 2) hold time (from CLKOUT↓)	⑳ t <sub>HKG</sub>	15-18		90		ns
TCTLn (n = 0 to 2) high-level width	㉑ t <sub>GGH</sub>	15-18, etc.		45		ns
TCTLn (n = 0 to 2) low-level width	㉒ t <sub>GGL</sub>	15-18, etc.		45		ns
TOUTn (n = 0 to 2) output delay time (from TCTLn (n = 0 to 2)↓)	㉓ t <sub>DGTO</sub>	15-18, etc.		100		ns
TOUTn (n = 0 to 2) output delay time (from CLKOUT↓)	㉔ t <sub>DKTO</sub>	15-18		70		ns
TCLK cycle	㉕ t <sub>CYK</sub>	15-19		62.5	DC	ns
TCLK high-level width	㉖ t <sub>TKTKH</sub>	15-19		25		ns
TCLK low-level width	㉗ t <sub>TKTKL</sub>	15-19		30		ns
TCLK rise time	㉘ t <sub>TKR</sub>	15-19			15	ns
TCLK fall time	㉙ t <sub>TKF</sub>	15-19			15	ns
TCTLn (n = 0 to 2) hold time (from TCLK↑)	㉚ t <sub>HKG</sub>	15-19		60		ns
TCTLn (n = 0 to 2) setup time (to TCLK↑)	㉛ t <sub>SGK</sub>	15-19		45		ns
TOUTn (n = 0 to 2) output delay time (from TCLK↓)	㉜ t <sub>DGTO</sub>	15-19			120	ns
RxD setup time (to SCU internal clock↓)	㉝ t <sub>SRX</sub>	15-20		700		ns
RxD hold time (from SCU internal clock↓)	㉞ t <sub>HRX</sub>	15-20		700		ns
TxD delay time from TOUT1↑	㉟ t <sub>DTX</sub>	15-20			300	ns
DMAAKn (n = 0 to 3) delay time from CLKOUT↑	㉟ t <sub>DKHDA</sub>	15-21		0	40	ns
MRD, IORD↓ delay time from CLKOUT↓	㉞ t <sub>DKRL</sub>	15-21		0	40	ns
MRD, IORD↑ delay time from CLKOUT↓	㉟ t <sub>DKRH</sub>	15-21		0	40	ns
DMAAKn (n = 0 to 3)↑ delay time (from IORD↑)	㉟ t <sub>DRHDH</sub>	15-21		0.5t <sub>CYK</sub> -15		ns
IORD↓,IOWR↓ delay time (from DMAAKn (n = 0 to 3)↓)	㉟ t <sub>DDARW</sub>	15-21		0.5t <sub>CYK</sub> -15		ns

**Remark** The number in the symbol column correspond to the numbers in the timing charts.

μPD70236A-20 ( $V_{DD} = 3.6$  to  $4.5$  V)

(4/4)





PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	$T_A = -40$ to $+85$ °C		UNIT
				MIN.	MAX.	
IORD↑ delay time (from MWR↑)	(8) $t_{DWHRH}$	15-21		0		ns
MRD↑ delay time (from IOWR↑)						
IORD, MRD low-level width	(9) $t_{RR}$	15-21		$t_{CYK}(n+2)-40$ Note 1		ns
IOWR, MWR low-level width (extended write)	(10) $t_{WW1}$	15-21	Extended write	$t_{CYK}(n+2)-40$ Note 1		ns
IOWR, MWR low-level width (normal write)	(11) $t_{WW2}$	15-21	Normal write	$t_{CYK}(n+1)-40$ Note 1		ns
TC output delay time (from CLKOUT↑)	(12) $t_{DKTCL}$	15-22		0	40	ns
TC OFF output delay time (from CLKOUT↑)	(13) $t_{DKTCF}$	15-22		0	40	ns
TC pull-up delay time (from CLKOUT↑) <sup>Note 2</sup>	(14) $t_{DKTCH}$	15-22	$R_{TC} = 1.1\text{ k}\Omega$	0	$2t_{CYK}-15$	ns
TC low-level width	(15) $t_{TCTCP}$	15-22		$t_{CYK}(n+1)-15$ Note 1		ns
END setup time (to CLKOUT↑)	(16) $t_{SEDK}$	15-22		15		ns
END low-level width	(17) $t_{DEDEL}$	15-22		100		ns
DMARQ <sub>n</sub> (n = 0 to 3) setup time (to CLKOUT↑)	(18) $t_{SOAK}$	15-22, etc.		15		ns
DMAAK <sub>n</sub> (n = 0 to 3) delay time from CLKOUT↓	(19) $t_{DKLDA}$	15-23		0	40	ns
MRD high-level width	(20) $t_{MRMRH}$	15-5		$0.5t_{CYK}-10$		ns
Data set time from MRD↑	(21) $t_{DMRHLZ}$	15-6, etc.		$0.5t_{CYK}-15$		ns
Data output delay time from MRD↑	(22) $t_{DMRHD}$	15-6, etc.		$0.5t_{CYK}-15$		ns
Cascade address delay time from CLKOUT	(23) $t_{DKCA}$	15-15, etc.		3	35	ns
INTAK high-level width	(24) $t_{IAIAH}$	15-16		$2.5t_{CYK}-10$		ns
PCLKOUT delay time from CLKOUT	(25) $t_{DKPK}$	15-1	$CLK_C = 00$		$\pm 5$	ns
IOWR, MWR↓ delay time from MRD, IORD↓	(26) $t_{DRLWL}$	15-21	Normal write	$t_{CYK}-15$		ns

★

**Notes** 1. n indicates the number of wait clock cycles inserted in the bus cycle.

2. It is assumed that the TC pin is connected with the pull-up resistor  $R_{TC}$ .

**Remark** The number in the symbol column correspond to the numbers in the timing charts.

**AC Test Input Waveform (Except X1)****AC Test Input Waveform (X1)****AC Test Output Test Points****Load Conditions**

**Caution** If the load capacitance exceeds 100 pF due to the construction of the circuit, the load capacitance of this device should be reduced to 100 pF or less by insertion of a buffer, etc.

**15.3 SPECIFICATIONS WHEN  $V_{DD} = 2.7$  TO  $3.6$  V****Absolute Maximum Ratings ( $T_A = 25$  °C)**

PARAMETER	SYMBOL	TEST CONDITIONS	RATING	UNIT
Supply voltage	$V_{DD}$		-0.5 to +7.0	V
Input voltage	$V_I$	Except X1, $V_{DD} = 2.7$ to $3.6$ V	-0.5 to $V_{DD} + 0.3$	V
Clock input voltage	$V_K$	X1, $V_{DD} = 2.7$ to $3.6$ V	-0.5 to $V_{DD} + 1.0$	V
Output short current	$I_{OS}$		50	mA
Output voltage	$V_O$	$V_{DD} = 2.7$ to $3.6$ V	-0.5 to $V_{DD} + 0.3$	V
Operating ambient temperature	$T_A$		-40 to +85	°C
Storage temperature	$T_{STG}$		-65 to +150	°C

- Cautions**
1. Do not connect output pin (or I/O pin) of IC product directly to other output pins,  $V_{DD}$ ,  $V_{CC}$  or GND. Open drain output pins or open collector output pins, however, can be connected each other. Output pins having high impedance capability can be also connected each other in an external circuit designed the timing to prevent output conflict.
  2. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability; exceeding the ratings could cause permanent damage. The parameters apply independently. The device should be operated within the limits specified under DC and AC Characteristics.

**DC Characteristics ( $T_A = -40$  to  $+85$  °C,  $V_{DD} = 2.7$  to  $3.6$  V)**

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input voltage, high	$V_{IH}$	Except <u>RESET</u>	0.7 $V_{DD}$		$V_{DD}+0.3$	V
		<u>RESET</u>	0.8 $V_{DD}$		$V_{DD}+0.3$	V
Input voltage, low	$V_{IL}$	Except <u>RESET</u>	-0.5		0.2 $V_{DD}$	V
		<u>RESET</u>	-0.5		0.2 $V_{DD}$	V
Clock input voltage, high	$V_{KH}$	X2, X1	0.8 $V_{DD}$		$V_{DD}+0.5$	V
Clock input voltage, low	$V_{KL}$	X2, X1	-0.5		0.14 $V_{DD}$	V
Output voltage, high	$V_{OH}$	$I_{OH} = -2.5$ mA	0.7 $V_{DD}$			V
		$I_{OH} = -100$ μA	$V_{DD}-0.4$			V
Output voltage, low	$V_{OL}$	$I_{OL} = 2.5$ mA			0.4	V
Input leak current, high	$I_{IH}$	$V_i = V_{DD}$			10	μA
Input leak current, low	$I_{IL}$	$V_i = 0$ V			-10	μA
Output leak current, high	$I_{LOH}$	$V_o = V_{DD}$			10	μA
Output leak current, low	$I_{LOL}$	$V_o = 0$ V			-10	μA
High-level latch leakage current	$I_{LLH}$	$V_i = 2.5$ V	0		-200	μA
Low-level latch leakage current	$I_{LLL}$	$V_i = 0.8$ V	0		200	μA
Latch inversion current ( $L \rightarrow H$ )	$I_{LH}$				200	μA
Latch inversion current ( $H \rightarrow L$ )	$I_{LL}$				-200	μA
Supply current <sup>Note</sup>	$I_{DD}$	In operation ( $f_x = 2$ to $10$ MHz)		2.2 $f_x + 2$	4 $f_x + 5$	mA
		HALT ( $f_x = 2$ to $10$ MHz)		0.035 $f_x + 0.2$	0.35 $f_x + 1.5$	mA
		STOP		3.0	100	μA


\*

**Note** Setting condition : The CPU clock is used for the TCLK0 to TCLK2 with refreshing enabled.

The units of the constants 2.2, 4, 0.035 and 0.35 are mA/MHz.

**Remark** The TYP. values are the reference values when  $T_A = 25$  °C and  $V_{DD} = 3.0$  V.**Capacitance ( $T_A = 25$  °C,  $V_{DD} = 0$  V)**


PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Input capacitance	$C_I$	$f_c = 1$ MHz Unmeasured pins returned to 0 V.			15	pF
Input output capacitance	$C_{IO}$				15	pF
Output capacitance	$C_O$				15	pF

**Recommended Oscillator Circuit**(a) Ceramic resonator connection ( $T_A = -40$  to  $+85$  °C,  $V_{DD} = 2.8$  to  $3.6$  V)

MANUFACTURER	OSCILLATOR FREQUENCY $f_{xx}$ [MHz]	PRODUCT NAME	RECOMMENDED CONSTANT		
			C1 [pF]	C2 [pF]	Rd [ $\Omega$ ]
Murata Mfg. Co., Ltd.	20	CSA20.00MXZ040	—	5	33

**Cautions**

1. The oscillation circuit should be located as close as possible to the X1 and X2 pins.
2. No other signal lines should cross the shaded area.
3. Sufficient evaluation is required for matching between the  $\mu$ PD70236A and the resonator.


(b) Crystal resonator connection ( $T_A = -40$  to  $+85$  °C,  $V_{DD} = 2.7$  to  $3.6$  V) : Recommended conditions of oscillation with basic wave

MANUFACTURER	OSCILLATOR FREQUENCY $f_{xx}$ [MHz]	PRODUCT NAME	RECOMMENDED CONSTANT	
			C1 [pF]	C2 [pF]
Kinseki, Ltd.	20	HC-49/U	10	10
	16		20	20

**Cautions**

1. The oscillation circuit should be located as close as possible to the X1 and X2 pins.
2. No other signal lines should cross the shaded area.
3. Sufficient evaluation is required for matching between the  $\mu$ PD70236A and the resonator.

(c) External clock input



**Cautions**

1. The high-speed CMOS Inverter should be located as close as possible to the X1 and X2 pins.
2. Ensure that matching between the  $\mu$ PD70236A and the high-speed CMOS inverter is fully evaluated.

AC Characteristics ( $V_{DD} = 2.7$  to  $3.6$  V, Output pin load capacitance :  $C_L = 100$  pF)(1) μPD70236A-16 ( $V_{DD} = 2.7$  to  $3.6$  V)

(1/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	$T_A = -40$ to $+85$ °C		UNIT
				MIN.	MAX.	
External clock input cycle	(1) $t_{CYX}$	15-1		62.5	250	ns
External clock input high-level width	(2) $t_{XKH}$	15-1		20		ns
External clock input low-level width	(3) $t_{XKL}$	15-1		20		ns
External clock input rise time	(4) $t_{XKR}$	15-1			10	ns
External clock input fall time	(5) $t_{XKF}$	15-1			10	ns
CPU operating frequency	- $f_x$	-		2	8	MHz
CLKOUT output frequency	(6) $t_{CYK}$	15-1		125	500	ns
CLKOUT high-level width	(7) $t_{XKH}$	15-1		0.5tcyk-20		ns
CLKOUT low-level width	(8) $t_{XKL}$	15-1		0.5tcyk-20		ns
CLKOUT rise time	(9) $t_{KR}$	15-1	$0.2V_{DD} \rightarrow 0.7V_{DD}$		20	ns
CLKOUT fall time	(10) $t_{KF}$	15-1	$0.7V_{DD} \rightarrow 0.2V_{DD}$		20	ns
CLKOUT delay time (from external clock)	(11) $t_{DXK}$	15-1		5	50	ns
PCLKOUT output frequency	(12) $t_{CPYK}$	15-1		4tcyx	1000	ns
PCLKOUT high-level width	(13) $t_{PKH}$	15-1		2tcyx-20		ns
PCLKOUT low-level width	(14) $t_{PKL}$	15-1		2tcyx-20		ns
PCLKOUT output rise time	(15) $t_{PKR}$	15-1	$0.2V_{DD} \rightarrow 0.7V_{DD}$		20	ns
PCLKOUT output fall time	(16) $t_{PKF}$	15-1	$0.7V_{DD} \rightarrow 0.2V_{DD}$		20	ns
Input rise time <sup>Note 1</sup>	(17) $t_{IR}$		$0.7V_{DD} \rightarrow 0.2V_{DD}$		15	ns
Input fall time <sup>Note 1</sup>	(18) $t_{IF}$		$0.2V_{DD} \rightarrow 0.7V_{DD}$		10	ns
Output rise time <sup>Note 2</sup>	(19) $t_{OR}$		$0.7V_{DD} \rightarrow 0.2V_{DD}$		15	ns
Output fall time <sup>Note 2</sup>	(20) $t_{OF}$		$0.2V_{DD} \rightarrow 0.7V_{DD}$		10	ns
RESET setup time (to CLKOUT↓)	(21) $t_{SRSTK}$	15-2		30		ns
RESET hold time (from CLKOUT↓)	(22) $t_{HKRST}$	15-2		15		ns
RESOUT output delay time (from CLKOUT↓)	(23) $t_{DKRO}$	15-2		0	60	ns
RESET low-level width	(24) $t_{WRSTL}$	15-2		6tcyk		ns
READY setup time (to CLKOUT↑)	(25) $t_{SRYK}$	15-3, etc.		10		ns
READY hold time (from CLKOUT↑)	(26) $t_{HKRY}$	15-3, etc.		20		ns
BCYST high-level width	(27) $t_{BCBCH}$	15-5, etc.		tcyk(n+1)-15 <sup>Note 3</sup>		ns
BCYST low-level width	(28) $t_{BCBCL}$	15-5, etc.		tcyk-15		ns
BCYST delay time from CLKOUT↓	(29) $t_{DKBC}$	15-5, etc.		5	40	ns
MRD delay time from CLKOUT	(30) $t_{DKMR}$	15-5, etc.		0	60	ns

Notes 1. Except external clock and RESET

2. Except CLKOUT and PCLKOUT

3. n indicates the number of wait clock cycles inserted in the bus cycle. In a co-processor cycle, 1 (=TC cycle) must be added to n.

Remark The number in the symbol column correspond to the numbers in the timing charts.

$\mu$ PD70236A-16 ( $V_{DD} = 2.7$  to  $3.6$  V)

(2/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	$T_A = -40$ to $+85$ °C		UNIT
				MIN.	MAX.	
MRD $\downarrow$ , IORD $\downarrow$ delay time from address/status output	(31) tDARL	15-5, etc.		0.5tcyc-20		ns
Data hold time (from MRD $\uparrow$ , from IORD $\uparrow$ )	(32) tHRD	15-5, etc.		0		ns
Address delay time from CLKOUT $\downarrow$ <sup>Note 1</sup>	(33) tDKA	15-5, etc.		4	45	ns
Data hold time (from R/W $\downarrow$ )	(34) tHRWD	15-5		0		ns
Status delay time from CLKOUT $\downarrow$	(35) tKST	15-5, etc.		5	45	ns
DSTB $\downarrow$ output delay time from CLKOUT $\uparrow$	(36) tKDS	15-5, etc.		5	60	ns
DSTB $\uparrow$ output delay time from CLKOUT	(37) tKDSH	15-5, etc.		5	50	ns
DSTB $\downarrow$ delay time from address/status output	(38) tBADSL	15-5, etc.		0.5tcyc-20		ns
DSTB high-level width	(39) tBDSH	15-5, etc.		0.5tcyc-15		ns
DSTB low-level width	(40) tBSOL	15-6, etc.		tcyc(n+1)-15 <sup>Note 4</sup>		ns
Data hold time (from DSTB $\uparrow$ )	(41) tHDSD	15-5, etc.		0		ns
Data hold time (from address/status change point)	(42) tHASD	15-5		0		ns
Control 1 <sup>Note 2</sup> delay time from CLKOUT	(43) tKCT1	15-21		0	60	ns
Control 2 <sup>Note 3</sup> delay time from CLKOUT	(44) tKCT2	15-5, etc.		0	60	ns
Data setup time (to CLKOUT $\downarrow$ )	(45) tSK	15-5, etc.		10		ns
Data hold time (from CLKOUT $\downarrow$ )	(46) tHKD	15-5, etc.		10		ns
Output floating time from DSTB $\downarrow$	(47) tDHZ	15-5, etc.			0	ns
Address/status hold time from MWR $\uparrow$	(48) tHMWHA	15-6		0.5tcyc-20		ns
MWR delay time from CLKOUT	(49) tCKMW	15-6, etc.		0	60	ns
MWR $\downarrow$ , IOWR $\downarrow$ delay time from address/status output	(50) tDAWL	15-6, etc.		0.5tcyc-20		ns
MWR, IOWR low-level width	(51) tWWL	15-6, etc.		tcyc(n+1)-15 <sup>Note 4</sup>		ns
Address/status hold time from DSTB $\uparrow$	(52) tHDSHA	15-6, etc.		0.5tcyc-20		ns
Data output delay time from DSTB $\uparrow$	(53) tDDSHD	15-6, etc.		0.5tcyc-20		ns
Data delay time from address/status output	(54) tDAD	15-6, etc.		0.5tcyc-20		ns
Output setting time from DSTB $\uparrow$	(55) tDLZ	15-6, etc.		0.5tcyc-20		ns

**Notes** 1. These specifications apply to the following delay times from the falling edge of the CLKOUT signal. \*

- (1) Address delay time
- (2) BUSLOCK delay time
- (3) Delay time of signals below immediately after release of bus hold:  
A23-A0, D15-D0, M/I/O, BUSST1, BUSST0, UBE, BCYST, DSTB.

- 2. Control 1 applies to the MWR and IOWR signals in a DMA cycle.
- 3. Control 2 applies to the BUFEN, INTAK and REFRQ setups.
- 4. n indicates the number of wait clock cycles inserted in the bus cycle. In a co-processor cycle, 1 (=TC cycle) must be added to n.

**Remarks** 1. The number in the symbol column correspond to the numbers in the timing charts.  
 2. Regarding the five specifications (32) tHRD, (34) tHRWD, (41) tHDSD, (42) tHASD, and (46) tHKD, at least one should be observed.

$\mu$ PD70236A-16 ( $V_{DD} = 2.7$  to  $3.6$  V)

(3/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	$T_A = -40$ to $+85$ °C		UNIT
				MIN.	MAX.	
Data output delay time from CLKOUT↑	56	t <sub>DKD</sub>	15-6, etc.	5	60	ns
Float delay time from CLKOUT	57	t <sub>FK</sub>	15-6, etc.	0	60	ns
IORD delay time from CLKOUT	58	t <sub>DKIR</sub>	15-7	0	60	ns
IOWR delay time from CLKOUT	59	t <sub>DKIW</sub>	15-8	0	60	ns
NMI, INTPn (n = 0 to 7), CPBUSY setup time (to CLKOUT↓)	60	t <sub>SK</sub>	15-11	10		ns
NMI, INTPn(n = 0 to 7), CPBUSY hold time (from CLKOUT↓)	61	t <sub>HKI</sub>	15-11	5		ns
BSB/BS16 setup time (to CLKOUT↑)	62	t <sub>BSBK</sub>	15-13	5		ns
BSB/BS16 hold time (from CLKOUT↑)	63	t <sub>HKBS</sub>	15-13	5		ns
HLDRQ setup time (to CLKOUT↑)	64	t <sub>SHQK</sub>	15-14	5		ns
HLDRQ hold time (from CLKOUT↑)	65	t <sub>HKHQ</sub>	15-14	20		ns
HLDAK delay time from CLKOUT↑	66	t <sub>DKHA</sub>	15-14	5	45	ns
HLDAK delay time from output float	67	t <sub>DFHA</sub>	15-14	0.5tcyk-20		ns
INTPn(n = 0 to 7) low-level width	68	t <sub>PIPL</sub>	15-17	100		ns
TCTLn (n = 0 to 2) setup time (to CLKOUT↓)	69	t <sub>SGK</sub>	15-18	100		ns
TCTLn (n = 0 to 2) hold time (from CLKOUT↓)	70	t <sub>HKG</sub>	15-18	100		ns
TCTLn (n = 0 to 2) high-level width	71	t <sub>GGH</sub>	15-18, etc.	50		ns
TCTLn (n = 0 to 2) low-level width	72	t <sub>GAL</sub>	15-18, etc.	50		ns
TOUTn (n = 0 to 2) output delay time (from TCTLn (n = 0 to 2)↓)	73	t <sub>DGTO</sub>	15-18, etc.		120	ns
TOUTn (n = 0 to 2) output delay time (from CLKOUT↓)	74	t <sub>DKTO</sub>	15-18		100	ns
TCLK cycle	75	t <sub>CYTK</sub>	15-19	125	DC	ns
TCLK high-level width	76	t <sub>TKTKH</sub>	15-19	30		ns
TCLK low-level width	77	t <sub>TKTKL</sub>	15-19	45		ns
TCLK rise time	78	t <sub>TKR</sub>	15-19		15	ns
TCLK fall time	79	t <sub>TKF</sub>	15-19		15	ns
TCTLn (n = 0 to 2) hold time (from TCLK↑)	80	t <sub>HTKG</sub>	15-19	100		ns
TCTLn (n = 0 to 2) setup time (to TCLK↑)	81	t <sub>SGTK</sub>	15-19	50		ns
TOUTn (n = 0 to 2) output delay time (from TCLK↓)	82	t <sub>DTKTO</sub>	15-19		150	ns
RxD setup time (to SCU internal clock↓)	83	t <sub>SRX</sub>	15-20	100		ns
RxD hold time (from SCU internal clock↓)	84	t <sub>HRX</sub>	15-20	100		ns
TxD delay time from TOUT1↑	85	t <sub>DTX</sub>	15-20		500	ns
DMAAKn (n = 0 to 3) delay time from CLKOUT↑	86	t <sub>DKHDA</sub>	15-21	0	60	ns
MRD, IORD↓ delay time from CLKOUT↓	87	t <sub>DKRL</sub>	15-21	0	60	ns
MRD, IORD↑ delay time from CLKOUT↓	88	t <sub>DKRH</sub>	15-21	0	60	ns
DMAAKn (n = 0 to 3)↑ delay time (from IORD↑)	89	t <sub>DRHDAM</sub>	15-21	0.5tcyk-20		ns
IORD↓, IOWR↓ delay time (from DMAAKn (n = 0 to 3)↓)	90	t <sub>DDARW</sub>	15-21	0.5tcyk-20		ns

Remark The number in the symbol column correspond to the numbers in the timing charts.

$\mu$ PD70236A-16 ( $V_{DD} = 2.7$  to  $3.6$  V)

(4/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	$T_A = -40$ to $+85$ °C		UNIT
				MIN.	MAX.	
IORD $\uparrow$ delay time (from MWR $\uparrow$ )	(9) t <sub>DWHRH</sub>	15-21		0		ns
MRD $\uparrow$ delay time (from IOWR $\uparrow$ )						
IORD, MRD low-level width	(22) t <sub>RR</sub>	15-21		t <sub>CYK(n+2)-60</sub> <sup>Note 1</sup>		ns
IOWR, MWR low-level width (extended write)	(23) t <sub>WW1</sub>	15-21	Extended write	t <sub>CYK(n+2)-60</sub> <sup>Note 1</sup>		ns
IOWR, MWR low-level width (normal write)	(24) t <sub>WW2</sub>	15-21	Normal write	t <sub>CYK(n+1)-60</sub> <sup>Note 1</sup>		ns
TC output delay time (from CLKOUT $\uparrow$ )	(25) t <sub>DKTCL</sub>	15-22		0	60	ns
TC OFF output delay time (from CLKOUT $\uparrow$ )	(26) t <sub>DKTCF</sub>	15-22		0	60	ns
TC pull-up delay time (from CLKOUT $\uparrow$ ) <sup>Note 2</sup>	(27) t <sub>DKTCH</sub>	15-22	$R_{TC} = 2.2$ k $\Omega$	0	2t <sub>CYK</sub> -20	ns
TC low-level width	(28) t <sub>CTCL</sub>	15-22		t <sub>CYK(n+1)-25</sub> <sup>Note 1</sup>		ns
END setup time (to CLKOUT $\uparrow$ )	(29) t <sub>SEDK</sub>	15-22		20		ns
END low-level width	(30) t <sub>EDEDL</sub>	15-22		100		ns
DMARQ <sub>n</sub> (n = 0 to 3) setup time (to CLKOUT $\uparrow$ )	(31) t <sub>SDOK</sub>	15-22, etc.		20		ns
DMAAK <sub>n</sub> (n = 0 to 3) delay time from CLKOUT $\downarrow$	(32) t <sub>DKLDA</sub>	15-23		0	60	ns
MRD high-level width	(33) t <sub>WMRRH</sub>	15-5		0.5t <sub>CYK</sub> -15		ns
Data set time from MRD $\uparrow$	(34) t <sub>DMRHLZ</sub>	15-6, etc.		0.5t <sub>CYK</sub> -20		ns
Data output delay time from MRD $\uparrow$	(35) t <sub>DMRHD</sub>	15-6, etc.		0.5t <sub>CYK</sub> -20		ns
Cascade address delay time from CLKOUT	(36) t <sub>DKCA</sub>	15-15, etc.		4	45	ns
INTAK high-level width	(37) t <sub>IAIAH</sub>	15-16		2.5t <sub>CYK</sub> -15		ns
PCLKOUT delay time from CLKOUT	(38) t <sub>DKPK</sub>	15-1	$CLK_C = 00$		$\pm 5$	ns
IOWR, MWR $\downarrow$ delay time from MRD, IORD $\downarrow$	(39) t <sub>DLWL</sub>	15-21	Normal write	t <sub>CYK</sub> -20		ns

★

**Notes** 1. n indicates the number of wait clock cycles inserted in the bus cycle.

2. It is assumed that the TC pin is connected with the pull-up resistor  $R_{TC}$ .

**Remark** The number in the symbol column correspond to the numbers in the timing charts.

(2) μPD70236A-20 ( $V_{DD} = 2.7$  to  $3.6$  V)

(1/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	$T_A = -40$ to $+85$ °C		UNIT
				MIN.	MAX.	
External clock input cycle	(1) $t_{CYX}$	15-1		50	250	ns
External clock input high-level width	(2) $t_{CKH}$	15-1		15		ns
External clock input low-level width	(3) $t_{CKL}$	15-1		15		ns
External clock input rise time	(4) $t_{CKR}$	15-1			10	ns
External clock input fall time	(5) $t_{CKF}$	15-1			10	ns
CPU operating frequency	- $f_x$	-		2	10	MHz
CLKOUT output frequency	(6) $t_{CYK}$	15-1		100	500	ns
CLKOUT high-level width	(7) $t_{CKH}$	15-1		0.5tcyx-20		ns
CLKOUT low-level width	(8) $t_{CKL}$	15-1		0.5tcyx-20		ns
CLKOUT rise time	(9) $t_{CKR}$	15-1	$0.2V_{DD} \rightarrow 0.7V_{DD}$		20	ns
CLKOUT fall time	(10) $t_{CKF}$	15-1	$0.7V_{DD} \rightarrow 0.2V_{DD}$		20	ns
CLKOUT delay time (from external clock)	(11) $t_{DXK}$	15-1		5	50	ns
PCLKOUT output frequency	(12) $t_{CYPK}$	15-1		4tcyx	1000	ns
PCLKOUT high-level width	(13) $t_{PKH}$	15-1		2tcyx-20		ns
PCLKOUT low-level width	(14) $t_{PKL}$	15-1		2tcyx-20		ns
PCLKOUT output rise time	(15) $t_{PKR}$	15-1	$0.2V_{DD} \rightarrow 0.7V_{DD}$		20	ns
PCLKOUT output fall time	(16) $t_{PKF}$	15-1	$0.7V_{DD} \rightarrow 0.2V_{DD}$		20	ns
Input rise time <sup>Note 1</sup>	(17) $t_{IR}$		$0.7V_{DD} \rightarrow 0.2V_{DD}$		15	ns
Input fall time <sup>Note 1</sup>	(18) $t_{IF}$		$0.2V_{DD} \rightarrow 0.7V_{DD}$		10	ns
Output rise time <sup>Note 2</sup>	(19) $t_{OR}$		$0.7V_{DD} \rightarrow 0.2V_{DD}$		15	ns
Output fall time <sup>Note 2</sup>	(20) $t_{OF}$		$0.2V_{DD} \rightarrow 0.7V_{DD}$		10	ns
RESET setup time (to CLKOUT↓)	(21) $t_{SRSTK}$	15-2		30		ns
RESET hold time (from CLKOUT↓)	(22) $t_{HKRST}$	15-2		15		ns
RESOUT output delay time (from CLKOUT↓)	(23) $t_{DKRO}$	15-2		0	60	ns
RESET low-level width	(24) $t_{WRSTL}$	15-2		6tcyx		ns
READY setup time (to CLKOUT↑)	(25) $t_{SRYK}$	15-3, etc.		10		ns
READY hold time (from CLKOUT↑)	(26) $t_{HKRY}$	15-3, etc.		20		ns
BCYST high-level width	(27) $t_{BCBCH}$	15-5, etc.		tcyx(n+1)-15 <sup>Note 3</sup>		ns
BCYST low-level width	(28) $t_{BCBCL}$	15-5, etc.		tcyx-15		ns
BCYST delay time from CLKOUT↓	(29) $t_{DKBC}$	15-5, etc.		5	40	ns
MRD delay time from CLKOUT	(30) $t_{DKMR}$	15-5, etc.		0	60	ns

Notes 1. Except external clock and RESET

2. Except CLKOUT and PCLKOUT

3. n indicates the number of wait clock cycles inserted in the bus cycle. In a co-processor cycle, 1 (=TC cycle) must be added to n.

Remark The number in the symbol column correspond to the numbers in the timing charts.

$\mu$ PD70236A-20 ( $V_{DD} = 2.7$  to  $3.6$  V)

(2/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	$T_A = -40$ to $+85$ °C		UNIT
				MIN.	MAX.	
MRD $\downarrow$ , IORD $\downarrow$ delay time from address/status output	(31) t <sub>DARL</sub>	15-5, etc.		0.5tc <sub>VK</sub> -20		ns
Data hold time (from MRD $\uparrow$ , from IORD $\uparrow$ )	(32) t <sub>HRD</sub>	15-5, etc.		0		ns
Address delay time from CLKOUT $\downarrow$ <sup>Note 1</sup>	(33) t <sub>DKA</sub>	15-5, etc.		4	45	ns
Data hold time (from R/W $\downarrow$ )	(34) t <sub>HRWD</sub>	15-5		0		ns
Status delay time from CLKOUT $\downarrow$	(35) t <sub>DKST</sub>	15-5, etc.		5	45	ns
DSTB $\downarrow$ output delay time from CLKOUT $\uparrow$	(36) t <sub>DKDS</sub>	15-5, etc.		5	60	ns
DSTB $\uparrow$ output delay time from CLKOUT	(37) t <sub>DKDSH</sub>	15-5, etc.		5	50	ns
DSTB $\downarrow$ delay time from address/status output	(38) t <sub>DADSL</sub>	15-5, etc.		0.5tc <sub>VK</sub> -20		ns
DSTB high-level width	(39) t <sub>DSDSH</sub>	15-5, etc.		0.5tc <sub>VK</sub> -15		ns
DSTB low-level width	(40) t <sub>DSDSL</sub>	15-6, etc.		tc <sub>VK</sub> (n+1)-15 <sup>Note 4</sup>		ns
Data hold time (from DSTB $\uparrow$ )	(41) t <sub>HDSD</sub>	15-5, etc.		0		ns
Data hold time (from address/status change point)	(42) t <sub>HASD</sub>	15-5		0		ns
Control 1 <sup>Note 2</sup> delay time from CLKOUT	(43) t <sub>DKCT1</sub>	15-21		0	60	ns
Control 2 <sup>Note 3</sup> delay time from CLKOUT	(44) t <sub>DKCT2</sub>	15-5, etc.		0	60	ns
Data setup time (to CLKOUT $\downarrow$ )	(45) t <sub>SDK</sub>	15-5, etc.		10		ns
Data hold time (from CLKOUT $\downarrow$ )	(46) t <sub>HKD</sub>	15-5, etc.		10		ns
Output floating time from DSTB $\downarrow$	(47) t <sub>DHZ</sub>	15-5, etc.			0	ns
Address/status hold time from MWR $\uparrow$	(48) t <sub>HMWHA</sub>	15-6		0.5tc <sub>VK</sub> -20		ns
MWR delay time from CLKOUT	(49) t <sub>DKMW</sub>	15-6, etc.		0	60	ns
MWR $\downarrow$ , IOWR $\downarrow$ delay time from address/status output	(50) t <sub>DAWL</sub>	15-6, etc.		0.5tc <sub>VK</sub> -20		ns
MWR, IOWR low-level width	(51) t <sub>WWL</sub>	15-6, etc.		tc <sub>VK</sub> (n+1)-15 <sup>Note 4</sup>		ns
Address/status hold time from DSTB $\uparrow$	(52) t <sub>HDSHA</sub>	15-6, etc.		0.5tc <sub>VK</sub> -20		ns
Data output delay time from DSTB $\uparrow$	(53) t <sub>DSHD</sub>	15-6, etc.		0.5tc <sub>VK</sub> -20		ns
Data delay time from address/status output	(54) t <sub>DAD</sub>	15-6, etc.		0.5tc <sub>VK</sub> -20		ns
Output setting time from DSTB $\uparrow$	(55) t <sub>DIZ</sub>	15-6, etc.		0.5tc <sub>VK</sub> -20		ns

\* Notes 1. These specifications apply to the following delay times from the falling edge of the CLKOUT signal.

- (1) Address delay time
- (2) BUSLOCK delay time

(3) Delay time of signals below immediately after release of bus hold:

A23-A0, D15-D0, M/I<sub>O</sub>, BUSST1, BUSST0, UBE, BCYST, DSTB.

- 2. Control 1 applies to the MWR and IOWR signals in a DMA cycle.
- 3. Control 2 applies to the BUFEN, INTAK and REFRQ setups.
- 4. n indicates the number of wait clock cycles inserted in the bus cycle. In a co-processor cycle, 1 (=TC cycle) must be added to n.

Remarks 1. The number in the symbol column correspond to the numbers in the timing charts.

- 2. Regarding the five specifications (32) t<sub>HRD</sub>, (34) t<sub>HRWD</sub>, (41) t<sub>HDSD</sub>, (42) t<sub>HASD</sub> and (46) t<sub>HKD</sub>, at least one should be observed.

$\mu$ PD70236A-20 ( $V_{DD} = 2.7$  to  $3.6$  V)

(3/4)

PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	$T_A = -40$ to $+85$ °C		UNIT
				MIN.	MAX.	
Data output delay time from CLKOUT↑	56	t <sub>OD</sub>	15-6, etc.	5	60	ns
Float delay time from CLKOUT	57	t <sub>F</sub>	15-6, etc.	0	60	ns
IORD delay time from CLKOUT	58	t <sub>DKIR</sub>	15-7	0	60	ns
IOWR delay time from CLKOUT	59	t <sub>DKIW</sub>	15-8	0	60	ns
NMI, INTPn (n = 0 to 7), CPBUSY setup time (to CLKOUT↓)	60	t <sub>SIK</sub>	15-11	10		ns
NMI, INTPn(n = 0 to 7), CPBUSY hold time (from CLKOUT↓)	61	t <sub>HKI</sub>	15-11	15		ns
BSB/BS16 setup time (to CLKOUT↑)	62	t <sub>SASK</sub>	15-13	15		ns
BSB/BS16 hold time (from CLKOUT↑)	63	t <sub>HKBS</sub>	15-13	15		ns
HLDRQ setup time (to CLKOUT↑)	64	t <sub>SHOK</sub>	15-14	15		ns
HLDRQ hold time (from CLKOUT↑)	65	t <sub>HKHO</sub>	15-14	20		ns
HLDACK delay time from CLKOUT↑	66	t <sub>DKHA</sub>	15-14	5	45	ns
HLDACK delay time from output float	67	t <sub>DFHA</sub>	15-14	0.5cyk-20		ns
INTPn(n = 0 to 7) low-level width	68	t <sub>IPPL</sub>	15-17	100		ns
TCTLn (n = 0 to 2) setup time (to CLKOUT↓)	69	t <sub>SGK</sub>	15-18	100		ns
TCTLn (n = 0 to 2) hold time (from CLKOUT↓)	70	t <sub>HKG</sub>	15-18	100		ns
TCTLn (n = 0 to 2) high-level width	71	t <sub>AGH</sub>	15-18, etc.	50		ns
TCTLn (n = 0 to 2) low-level width	72	t <sub>AGL</sub>	15-18, etc.	50		ns
TOUTn (n = 0 to 2) output delay time (from TCTLn (n = 0 to 2)↓)	73	t <sub>DGTO</sub>	15-18, etc.		120	ns
TOUTn (n = 0 to 2) output delay time (from CLKOUT↓)	74	t <sub>DKTO</sub>	15-18		100	ns
TCLK cycle	75	t <sub>CYTK</sub>	15-19	100	DC	ns
TCLK high-level width	76	t <sub>TKTKH</sub>	15-19	30		ns
TCLK low-level width	77	t <sub>TKTKL</sub>	15-19	45		ns
TCLK rise time	78	t <sub>TKR</sub>	15-19		15	ns
TCLK fall time	79	t <sub>TKF</sub>	15-19		15	ns
TCTLn (n = 0 to 2) hold time (from TCLK↑)	80	t <sub>HTKG</sub>	15-19	100		ns
TCTLn (n = 0 to 2) setup time (to TCLK↑)	81	t <sub>SGTK</sub>	15-19	50		ns
TOUTn (n = 0 to 2) output delay time (from TCLK↓)	82	t <sub>DKTKO</sub>	15-19		150	ns
RxD setup time (to SCU internal clock↓)	83	t <sub>SRX</sub>	15-20	1000		ns
RxD hold time (from SCU internal clock↓)	84	t <sub>HRX</sub>	15-20	1000		ns
TxD delay time from TOUT1↑	85	t <sub>DTX</sub>	15-20		500	ns
DMAAKn (n = 0 to 3) delay time from CLKOUT↑	86	t <sub>DKHDA</sub>	15-21	0	60	ns
MRD, IORD↓ delay time from CLKOUT↓	87	t <sub>DKRL</sub>	15-21	0	60	ns
MRD, IORD↑ delay time from CLKOUT↓	88	t <sub>DKRH</sub>	15-21	0	60	ns
DMAAKn (n = 0 to 3)↑ delay time (from IORD↑)	89	t <sub>DRHDAH</sub>	15-21	0.5cyk-20		ns
IORD↓, IOWR↓ delay time (from DMAAKn (n = 0 to 3)↓)	90	t <sub>DDARW</sub>	15-21	0.5cyk-20		ns

**Remark** The number in the symbol column correspond to the numbers in the timing charts.

$\mu$ PD70236A-20 ( $V_{DD} = 2.7$  to  $3.6$  V)

(4/4)





PARAMETER	SYMBOL	FIG.No.	TEST CONDITIONS	$T_A = -40$ to $+85$ °C		UNIT
				MIN.	MAX.	
$IORD\uparrow$ delay time (from $MWR\uparrow$ )	⑨1	$t_{DWHRH}$	15-21		0	ns
$MRD\uparrow$ delay time (from $IOWR\uparrow$ )						
$IORD$ , $MRD$ low-level width	⑨2	$t_{RR}$	15-21		$t_{CYK}(n+2)-60$ <sup>Note 1</sup>	ns
$IOWR$ , $MWR$ low-level width (extended write)	⑨3	$t_{WW1}$	15-21	Extended write	$t_{CYK}(n+2)-60$ <sup>Note 1</sup>	ns
$IOWR$ , $MWR$ low-level width (normal write)	⑨4	$t_{WW2}$	15-21	Normal write	$t_{CYK}(n+1)-60$ <sup>Note 1</sup>	ns
$\bar{T}C$ output delay time (from $CLKOUT\uparrow$ )	⑨5	$t_{DKTCL}$	15-22		0	60
$\bar{T}C$ OFF output delay time (from $CLKOUT\uparrow$ )	⑨6	$t_{DKTCF}$	15-22		0	60
$\bar{T}C$ pull-up delay time (from $CLKOUT\uparrow$ ) <sup>Note 2</sup>	⑨7	$t_{DKTCH}$	15-22	$R_{TC} = 2.2$ kΩ	0	$2t_{CYK}-20$
$\bar{T}C$ low-level width	⑨8	$t_{RCTCL}$	15-22		$t_{CYK}(n+1)-25$ <sup>Note 1</sup>	ns
$\bar{END}$ setup time (to $CLKOUT\uparrow$ )	⑨9	$t_{SEDK}$	15-22		20	ns
$\bar{END}$ low-level width	⑩0	$t_{EDEDL}$	15-22		100	ns
$DMARQn$ ( $n = 0$ to $3$ ) setup time (to $CLKOUT\uparrow$ )	⑩1	$t_{SOOK}$	15-22, etc.		20	ns
$DMAAKn$ ( $n = 0$ to $3$ ) delay time from $CLKOUT\downarrow$	⑩2	$t_{DKLDA}$	15-23		0	60
$MRD$ high-level width	⑩3	$t_{MRMRH}$	15-5		$0.5t_{CYK}-15$	ns
Data set time from $MRD\uparrow$	⑩4	$t_{DMRHLZ}$	15-6, etc.		$0.5t_{CYK}-20$	ns
Data output delay time from $MRD\uparrow$	⑩5	$t_{DMRHD}$	15-6, etc.		$0.5t_{CYK}-20$	ns
Cascade address delay time from $CLKOUT$	⑩6	$t_{DKCA}$	15-15, etc.		4	45
$INTAK$ high-level width	⑩7	$t_{IAIAH}$	15-16		$2.5t_{CYK}-15$	ns
$PCLKOUT$ delay time from $CLKOUT$	⑩8	$t_{DKPK}$	15-1	$CLKC = 00$	$\pm 5$	ns
$IOWR$ , $MWR\downarrow$ delay time from $MRD$ , $IORD\downarrow$	⑩9	$t_{DRWL}$	15-21	Normal write	$t_{CYK}-20$	ns

\*

**Notes** 1.  $n$  indicates the number of wait clock cycles inserted in the bus cycle.

2. It is assumed that the  $\bar{T}C$  pin is connected with the pull-up resistor  $R_{TC}$ .

**Remark** The number in the symbol column correspond to the numbers in the timing charts.


**AC Test Input Waveform (Except X1)****AC Test Input Waveform (X1)****AC Test Output Test Points****Load Conditions**

**Caution** If the load capacitance exceeds 100 pF due to the construction of the circuit, the load capacitance of this device should be reduced to 100 pF or less by insertion of a buffer, etc.

#### 15.4 RELATIVE SPECIFICATIONS

★

When two signals change with a phase difference of  $0.5n$  ( $n = 1, 2, 3, \dots$ ) in relation to CLKOUT as signal A and signal B in the figure below, the minimum value of the relative specifications (delay time from signal A ↑ to signal B ↑) of the two signals is as shown below.



**Remark**

- $t_{DKA}$  : Delay time from CLKOUT ↓ to signal A ↑
- $t_{DKB}$  : Delay time from CLKOUT ↑ to signal B ↑
- $t_{DAHBH}$  : Delay time from signal A ↑ to signal B ↑

Table 15-1 V53A Relative Specifications

Symbol	Power supply voltage ( $V_{DD}$ )	$\mu$ PD70236A-10	$\mu$ PD70236A-12	$\mu$ PD70236A-16	$\mu$ PD70236A-20	Unit
$t_{DAHBH}$ (MIN.)	$5\text{ V} \pm 10\%$	$0.5n \times t_{CYK} - 15$	$0.5n \times t_{CYK} - 15$	$0.5n \times t_{CYK} - 15$	$0.5n \times t_{CYK} - 12$	ns
	3.6 to 4.5 V	—	—	$0.5n \times t_{CYK} - 15$	$0.5n \times t_{CYK} - 15$	ns
	2.7 to 3.6 V	—	—	$0.5n \times t_{CYK} - 20$	$0.5n \times t_{CYK} - 20$	ns

### 15.5 TIMING CHART

The timing chart of the  $\mu$ PD70236A is described below.

On this timing chart, it is assumed that the WCU programmable wait is 0.

Fig. 15-1 Clock Timing





Fig. 15-2 Reset Timing



**Remark**  $\overline{\text{RESET}}$  can be input asynchronously with respect to CLKOUT.

Fig. 15-3 CPU Ready Timing (No Wait)




Fig. 15-4 CPU Ready Timing (1 Wait)






Fig. 15-5 Basic Read Cycle (No Wait)




**Note** R/W, M/I $\bar{O}$ , BUSST2, BUSST1, BUSST0, UBE, AEX (all output)

Fig. 15-6 Basic Write Cycle (No Wait)




**Note** R/W, M/I/O, BUSST2, BUSST1, BUSST0,  $\overline{UBE}$ , AEX (all output)

Fig. 15-7 External I/O Read Cycle (No Wait)




**Note** R/W, M/I $\bar{O}$ , BUSST2, BUSST1, BUSST0, UBE, AEX (all output)

Fig. 15-8 External I/O Write Cycle (No Wait)




**Note** R/W, M/I $\bar{O}$ , BUSSST2, BUSSST1, BUSST0, UBE, AEX (all output)

Fig. 15-9 Internal I/O Read Cycle



**Note** R/W, M/I/O, BUSST2, BUSST1, BUSST0, UBE, AEX (all output)


Fig. 15-10 Internal I/O Write Cycle



**Note**  $\text{R}\overline{\text{W}}$ ,  $\text{M}\overline{\text{iO}}$ ,  $\text{BUSST2}$ ,  $\text{BUSST1}$ ,  $\text{BUSST0}$ ,  $\overline{\text{UBE}}$ ,  $\text{AEX}$  (all output)

**Remark** A dashed line indicates high impedance.

Fig. 15-11 Input Setup &amp; Input Hold Times



**Remark** NMI, INTP0 to INTP7, and CPBUSY can be input asynchronously with respect to CLKOUT.

Fig. 15-12 Bus Lock







Fig. 15-13 Bus Sizing Cycle (No Wait)



**Note** R/W, M/I/O, BUSST2, BUSST1, BUSST0, UBE, AEX (all output)


★

Fig. 15-14 Bus Hold



Note R/W, M/I $\overline{O}$ , BUSST2, BUSST1, BUSST0,  $\overline{UBE}$  (all output)


Fig. 15-15 Interrupt Acknowledge (Single Mode)



**Note** R/W, M/I<sub>O</sub>, BUSST2, BUSST1, BUSST0, UBE, AEX (all output)

**Remark** DSTB is inactive.

Fig. 15-16 Interrupt Acknowledge (Cascade Mode)



**Note** R/W, M/I/O, BUSST1, BUSST2, BUSST0, UBE, AEX (all output)

Fig. 15-17 ICU Timing




Fig. 15-18 TCU Timing (1)




Fig. 15-19 TCU Timing (2)




Fig. 15-20 SCU Timing





Fig. 15-21 DMAU Timing (1)




**Notes 1.** R/W, M/I<sub>O</sub>, BUSST2 to BUSST0, UB<sub>E</sub> (all output)

**2.** In extended write mode, a low-level signal is output.

**Remark** DSTB and BUFEN are inactive.

Fig. 15-22 DMAU Timing (2)




Note Presupposes that the  $\overline{T}C$  pin is pulled up by resistor  $R_{TC}$ .

Remark DMARQ<sub>n</sub> ( $n = 0$  to  $3$ ) can be input asynchronously with respect to CLKOUT.

Fig. 15-23 DMAU Timing (3) (Cascade Mode)

## (a) Normal Operation



Note A23 to A0,  $\overline{UBE}$ ,  $\overline{MRD}$ ,  $\overline{MWR}$ ,  $\overline{IORD}$ ,  $\overline{IOWR}$ ,  $\overline{BUFEN}$ ,  $\overline{BCYST}$ ,  $\overline{DSTB}$

## (b) With Refresh Cycle Inserted






Fig. 15-24 Refresh Timing



**Note** R $\overline{W}$ , M $\overline{I/O}$ , BUSST2, BUSST1,  $\overline{UBE}$ , AEX (all output)


**Remark** DSTB and  $\overline{BUFE}$  are inactive.

Fig. 15-25 Coprocessor Memory Read Cycle (No Wait)



**Note** R/W, M/I $\overline{O}$ , BUSST2, BUSST1, BUSST0, UBE, AEX (all output)

Fig. 15-26 Coprocessor Memory Write Cycle (No Wait)



**Note** R/W, M/I $\bar{O}$ , BUSST2, BUSST1, BUSST0, UBE, AEX (all output)