

# MOS INTEGRATED CIRCUIT $\mu$ PD44164084, 44164184, 44164364

# 18M-BIT DDRII SRAM 4-WORD BURST OPERATION

#### **Description**

The  $\mu$ PD44164084 is a 2,097,152-word by 8-bit, the  $\mu$ PD44164184 is a 1,048,576-word by 18-bit and the  $\mu$ PD44164364 is a 524,288-word by 36-bit synchronous double data rate static RAM fabricated with advanced CMOS technology using full CMOS six-transistor memory cell.

\* The μPD44164084, μPD44164184 and μPD44164364 integrates unique synchronous peripheral circuitry and a burst counter. All input registers controlled by an input clock pair (K and /K) and are latched on the positive edge of K and /K. These products are suitable for applications which require synchronous operation, high speed, low voltage, high density and wide bit configuration.

These products are packaged in 165-pin PLASTIC FBGA.

#### **Features**

- 1.8 ± 0.1 V power supply and HSTL I/O
- DLL circuitry for wide output data valid window and future frequency scaling
- Pipelined double data rate operation
- Common data input/output bus
- Four-tick burst for reduced address frequency
- Two input clocks (K and /K) for precise DDR timing at clock rising edges only
- Two output clocks (C and /C) for precise flight time and clock skew matching-clock and data delivered together to receiving device
- Internally self-timed write control
- Clock-stop capability with μs restart
- User programmable impedence output
- Fast clock cycle time: 3.0 ns (333 MHz), 3.3 ns (300 MHz), 4.0 ns (250 MHz), 5.0 ns (200 MHz), 6.0 ns (167 MHz)
- Simple control logic for easy depth expansion
- JTAG boundary scan

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.



# **★** Ordering Information

Part number	Cycle Time ns	Clock Frequency MHz	Organization (word x bit)	Core Supply Voltage V	I/O Interface	Package
μPD44164084F5-E30-EQ1	3.0	333	2 M x 8-bit	1.8 ± 0.1	HSTL	165-pin PLASTIC
μPD44164084F5-E33-EQ1	3.3	300				FBGA (13 x 15)
μPD44164084F5-E40-EQ1	4.0	250				
μPD44164084F5-E50-EQ1	5.0	200				
μPD44164084F5-E60-EQ1	6.0	167				
μPD44164184F5-E30-EQ1	3.0	333	1 M x 18-bit	]		
μPD44164184F5-E33-EQ1	3.3	300				
μPD44164184F5-E40-EQ1	4.0	250				
μPD44164184F5-E50-EQ1	5.0	200				
μPD44164184F5-E60-EQ1	6.0	167				
μPD44164364F5-E30-EQ1	3.0	333	512 K x 36-bit			
μPD44164364F5-E33-EQ1	3.3	300				
μPD44164364F5-E40-EQ1	4.0	250				
μPD44164364F5-E50-EQ1	5.0	200				
μPD44164364F5-E60-EQ1	6.0	167				



# Pin Configurations (Marking Side)

/xxx indicates active low signal.

# 165-pin PLASTIC FBGA (13 x 15) (Top View)

# [μPD44164084F5-EQ1]

_	1	2	3	4	5	6	7	8	9	10	11
Α	/CQ	Vss	Α	R, /W	/NW1	/K	NC	/LD	A	Vss	CQ
В	NC	NC	NC	Α	NC	K	/NW0	Α	NC	NC	DQ3
С	NC	NC	NC	Vss	Α	NC	Α	Vss	NC	NC	NC
D	NC	NC	NC	Vss	Vss	Vss	Vss	Vss	NC	NC	NC
Ε	NC	NC	DQ4	V <sub>DD</sub> Q	Vss	Vss	Vss	V <sub>DD</sub> Q	NC	NC	DQ2
F	NC	NC	NC	V <sub>DD</sub> Q	<b>V</b> DD	Vss	<b>V</b> DD	V <sub>DD</sub> Q	NC	NC	NC
G	NC	NC	DQ5	V <sub>DD</sub> Q	<b>V</b> DD	Vss	<b>V</b> DD	V <sub>DD</sub> Q	NC	NC	NC
н	/DLL	VREF	V <sub>DD</sub> Q	V <sub>DD</sub> Q	<b>V</b> DD	Vss	<b>V</b> DD	V <sub>DD</sub> Q	V <sub>DD</sub> Q	VREF	ZQ
J	NC	NC	NC	V <sub>DD</sub> Q	<b>V</b> DD	Vss	<b>V</b> DD	V <sub>DD</sub> Q	NC	DQ1	NC
Κ	NC	NC	NC	V <sub>DD</sub> Q	<b>V</b> DD	Vss	<b>V</b> DD	V <sub>DD</sub> Q	NC	NC	NC
L	NC	DQ6	NC	V <sub>DD</sub> Q	Vss	Vss	Vss	V <sub>DD</sub> Q	NC	NC	DQ0
М	NC	NC	NC	Vss	Vss	Vss	Vss	Vss	NC	NC	NC
N	NC	NC	NC	Vss	Α	Α	Α	Vss	NC	NC	NC
Р	NC	NC	DQ7	Α	Α	С	Α	Α	NC	NC	NC
R	TDO	тск	Α	Α	Α	/C	Α	Α	Α	TMS	TDI

Α : Address inputs **TMS** : IEEE 1149.1 Test input DQ0 to DQ7 : Data inputs / outputs TDI : IEEE 1149.1 Test input /LD : Synchronous load TCK : IEEE 1149.1 Clock input R,/W TDO : IEEE 1149.1 Test output : Read Write input

/NW0, /NW1 : Nybble Write data select CQ, /CQ : Echo clock

 $\mbox{K, /K} \qquad : \mbox{Input clock} \qquad \qquad \mbox{V}_{\mbox{\scriptsize REF}} \qquad : \mbox{HSTL input reference input}$ 

NC : No connection

Remark Refer to Package Drawing for the index mark.

# 165-pin PLASTIC FBGA (13 x 15) (Top View) [μPD44164184F5-EQ1]

	1	2	3	4	5	6	7	8	9	10	11
Α	/CQ	Vss	Α	R, /W	/BW1	/K	NC	/LD	Α	Vss	CQ
В	NC	DQ9	NC	Α	NC	К	/BW0	Α	NC	NC	DQ8
С	NC	NC	NC	Vss	Α	Α0	A1	Vss	NC	DQ7	NC
D	NC	NC	DQ10	Vss	Vss	Vss	Vss	Vss	NC	NC	NC
Ε	NC	NC	DQ11	V <sub>DD</sub> Q	Vss	Vss	Vss	V <sub>DD</sub> Q	NC	NC	DQ6
F	NC	DQ12	NC	V <sub>DD</sub> Q	<b>V</b> DD	Vss	<b>V</b> DD	V <sub>DD</sub> Q	NC	NC	DQ5
G	NC	NC	DQ13	V <sub>DD</sub> Q	<b>V</b> DD	Vss	<b>V</b> DD	V <sub>DD</sub> Q	NC	NC	NC
н	/DLL	VREF	V <sub>DD</sub> Q	V <sub>DD</sub> Q	<b>V</b> DD	Vss	<b>V</b> DD	V <sub>DD</sub> Q	V <sub>DD</sub> Q	VREF	ZQ
J	NC	NC	NC	V <sub>DD</sub> Q	<b>V</b> DD	Vss	<b>V</b> DD	V <sub>DD</sub> Q	NC	DQ4	NC
K	NC	NC	DQ14	V <sub>DD</sub> Q	<b>V</b> DD	Vss	<b>V</b> DD	V <sub>DD</sub> Q	NC	NC	DQ3
L	NC	DQ15	NC	V <sub>DD</sub> Q	Vss	Vss	Vss	V <sub>DD</sub> Q	NC	NC	DQ2
M	NC	NC	NC	Vss	Vss	Vss	Vss	Vss	NC	DQ1	NC
N	NC	NC	DQ16	Vss	Α	Α	Α	Vss	NC	NC	NC
Р	NC	NC	DQ17	Α	Α	С	Α	Α	NC	NC	DQ0
R	TDO	тск	Α	Α	Α	/C	Α	Α	Α	тмѕ	TDI

A0, A1, A : Address inputs **TMS** : IEEE 1149.1 Test input DQ0 to DQ17 : Data inputs / outputs TDI : IEEE 1149.1 Test input /LD : Synchronous load TCK : IEEE 1149.1 Clock input R,/W : Read Write input TDO : IEEE 1149.1 Test output

/BW0, /BW1 : Byte Write data select CQ, /CQ : Echo clock

K, /K : Input clock VREF : HSTL input reference input

NC : No connection

Remark Refer to Package Drawing for the index mark.

# 165-pin PLASTIC FBGA (13 x 15) (Top View)

# [μPD44164364F5-EQ1]

·	1	2	3	4	5	6	7	8	9	10	11
Α	/CQ	Vss	NC	R, /W	/BW2	/K	/BW1	/LD	Α	Vss	CQ
В	NC	DQ27	DQ18	Α	/BW3	K	/BW0	Α	NC	NC	DQ8
С	NC	NC	DQ28	Vss	Α	Α0	A1	Vss	NC	DQ17	DQ7
D	NC	DQ29	DQ19	Vss	Vss	Vss	Vss	Vss	NC	NC	DQ16
Ε	NC	NC	DQ20	V <sub>DD</sub> Q	Vss	Vss	Vss	V <sub>DD</sub> Q	NC	DQ15	DQ6
F	NC	DQ30	DQ21	V <sub>DD</sub> Q	<b>V</b> DD	Vss	<b>V</b> DD	V <sub>DD</sub> Q	NC	NC	DQ5
G	NC	DQ31	DQ22	V <sub>DD</sub> Q	<b>V</b> DD	Vss	<b>V</b> DD	V <sub>DD</sub> Q	NC	NC	DQ14
н	/DLL	VREF	V <sub>DD</sub> Q	V <sub>DD</sub> Q	<b>V</b> DD	Vss	<b>V</b> DD	V <sub>DD</sub> Q	V <sub>DD</sub> Q	VREF	ZQ
J	NC	NC	DQ32	V <sub>DD</sub> Q	<b>V</b> DD	Vss	<b>V</b> DD	V <sub>DD</sub> Q	NC	DQ13	DQ4
K	NC	NC	DQ23	V <sub>DD</sub> Q	<b>V</b> DD	Vss	<b>V</b> DD	V <sub>DD</sub> Q	NC	DQ12	DQ3
L	NC	DQ33	DQ24	V <sub>DD</sub> Q	Vss	Vss	Vss	V <sub>DD</sub> Q	NC	NC	DQ2
M	NC	NC	DQ34	Vss	Vss	Vss	Vss	Vss	NC	DQ11	DQ1
N	NC	DQ35	DQ25	Vss	Α	Α	Α	Vss	NC	NC	DQ10
Р	NC	NC	DQ26	Α	Α	С	Α	Α	NC	DQ9	DQ0
R	TDO	тск	Α	Α	Α	/C	Α	Α	Α	тмѕ	TDI

A0, A1, A : Address inputs **TMS** : IEEE 1149.1 Test input DQ0 to DQ35 : Data inputs / outputs TDI : IEEE 1149.1 Test input : Synchronous load /LD TCK : IEEE 1149.1 Clock input R,/W : Read Write input TDO : IEEE 1149.1 Test output

/BW0 to /BW3 : Byte Write data select CQ, /CQ : Echo clock

K, /K : Input clock VREF : HSTL input reference input

NC : No connection

Remark Refer to Package Drawing for the index mark.


# Pin Identification

Symbol	Description
A0 A1 A	Synchronous Address Inputs: These inputs are registered and must meet the setup and hold times around the rising edge of K. Balls 9A, 3A, 10A, and 2A are reserved for the next higher-order address inputs on future devices. All transactions operate on a burst of four words (two clock period of bus activity). A0 and A1 are used as the lowest two address bits for BURST READ and BURST WRITE operations permitting a random burst start address on x18 and x36 devices. These inputs are ignored when device is deselected or once BURST operation is in progress.
/LD	Synchronous Load: This input is brought LOW when a bus cycle sequence is to be defined. This definition includes address and read/write direction. All transactions operate on a burst of 4 data (two clock periods of bus activity).
R, /W	Synchronous Read/Write Input: When /LD is LOW, this input designates the access type (READ when /R, W is HIGH, WRITE when /R, W is LOW) for the loaded address. /R, W must meet the setup and hold times around the rising edge of K.
/NWx /BWx	Synchronous Byte Writes (Nybble Writes on x8): When LOW these inputs cause their respective byte or nybble to be registered and written during WRITE cycles. These signals must meet setup and hold times around the rising edges of K and /K for each of the two rising edges comprising the WRITE cycle. See Pin Configurations for signal to data relationships.
K, /K	Input Clock: This input clock pair registers address and control inputs on the rising edge of K, and registers data on the rising edge of K and the rising edge of /K. /K is ideally 180 degrees out of phase with K. All synchronous inputs must meet setup and hold times around the clock rising edges.
C, /C	Output Clock: This clock pair provides a user controlled means of tuning device output data. The rising edge of C is used as the output timing reference for first and third output data. The rising edge of /C is used as the output reference for second and fourth output data. Ideally, /C is 180 degrees out of phase with C. C and /C may be tied HIGH to force the use of K and /K as the output reference clocks instead of having to provide C and /C clocks. If tied HIGH, C and /C must remain HIGH and not be toggled during device operation.
/DLL	DLL Disable: When LOW, this input causes the DLL to be bypassed for stable low frequency operation.
ZQ	Output Impedance Matching Input: This input is used to tune the device outputs to the system data bus impedance. DQ and CQ output impedance are set to 0.2 x RQ, where RQ is a resistor from this bump to ground. Alternately, this pin can be connected directly to V <sub>DD</sub> Q, which enables the minimum impedance mode. This pin cannot be connected directly to GND or left unconnected.
TMS TDI	IEEE 1149.1 Test Inputs: 1.8V I/O levels. These balls may be left Not Connected if the JTAG function is not used in the circuit.
TCK	IEEE 1149.1 Clock Input: 1.8V I/O levels. This pin must be tied to Vss if the JTAG function is not used in the circuit.
VREF	HSTL Input Reference Voltage: Nominally VDDQ/2. Provides a reference voltage for the input buffers.
DQ0 to DQxx	Synchronous Data IOs: Input data must meet setup and hold times around the rising edges of K and /K. Output data is synchronized to the respective C and /C data clocks or to K and /K if C and /C are tied to HIGH. x8 device uses DQ0-DQ7. Remaining signals are NC. x18 device uses DQ0-DQ17. Remaining signals are NC. x36 device uses DQ0-DQ35. Remaining signals are NC. NC signals are read in the JTAG scan chain as the logic level applied to the ball site.
CQ, /CQ	Synchronous Echo Clock Outputs. The rising edges of these outputs are tightly matched to the synchronous data outputs and can be used as a data valid indication. These signals run freely and do not stop when Q tristates.
TDO	IEEE 1149.1 Test Output: 1.8V I/O level.
VDD	Power Supply: 1.8V nominal. See DC Characteristics and Operating Conditions for range.
VddQ	Power Supply: Isolated Output Buffer Supply. Nominally 1.5V. 1.8V is also permissible. See DC Characteristics and Operating Conditions for range.
Vss	Power Supply: Ground
NC	No Connect: These signals are internally connected and appear in the JTAG scan chain as the logic level applied to the ball sites. These signals may be connected to ground to improve package heat dissipation.

\*



# ★ Block Diagram



# **Burst Sequence**

# **★** Linear Burst Sequence Table

# [μPD44164184, μPD44164364]

	A1, A0	A1, A0	A1, A0	A1, A0
External Address	0, 0	0, 1	1, 0	1, 1
1st Internal Burst Address	0, 1	1, 0	1, 1	0, 0
2nd Internal Burst Address	1, 0	1, 1	0, 0	0, 1
3rd Internal Burst Address	1, 1	0, 0	0, 1	1, 0

#### **Truth Table**

Operation	/LD	R, /W	CLK		DQ				
WRITE cycle	L	L	$L\toH$	Data in					
Load address, input write data on two					Input data	D(A1)	D(A2)	D(A3)	D(A4)
consecutive K and /K rising edge					Input clock	K(t+1) ↑	/K(t+1) ↑	K(t+2) ↑	/K(t+2) ↑
READ cycle	L	Н	$L\toH$	Data out					
Load address, read data on two					Output data	Q(A1)	Q(A2)	Q(A3)	Q(A4)
consecutive C and /C rising edge					Output clock	/C(t+1) ↑	C(t+2) ↑	/C(t+2) ↑	C(t+3) ↑
NOP (No operation)	Н	Х	$L \rightarrow H$	Hi-Z					
STANDBY(Clock stopped)	Χ	Х	Stopped	Previous	state				

**Remarks 1.** H : High level, L : Low level, × : don't care, ↑ : rising edge.

- 2. Data inputs are registered at K and /K rising edges. Data outputs are delivered at C and /C rising edges except if C and /C are HIGH then Data outputs are delivered at K and /K rising edges.
- All control inputs in the truth table must meet setup/hold times around the rising edge (LOW to HIGH) of K. All control inputs are registered during the rising edge of K.
- 4. This device contains circuitry that will ensure the outputs will be in High-Z during power-up.
- **5.** Refer to state diagram and timing diagrams for clarification.
- **6.** A1 refers to the address input during a WRITE or READ cycle. A2, A3 and A4 refer to the next internal burst address in accordance with the linear burst sequence.
- 7. It is recommended that K = /K = C = /C when clock is stopped. This is not essential but permits most rapid restart by overcoming transmission line charging symmetrically.



# **Byte Write Operation**

# [μPD44164084]

Operation	K	/K	/NW0	/NW1
Write D0-7	$L \rightarrow H$	-	0	0
	_	$L \rightarrow H$	0	0
Write D0-3	$L \rightarrow H$	_	0	1
	_	$L \rightarrow H$	0	1
Write D4-7	$L \rightarrow H$	_	1	0
	_	$L \rightarrow H$	1	0
Write nothing	$L \rightarrow H$	_	1	1
	_	$L \rightarrow H$	1	1

**Remark** H: High level, L: Low level,  $\rightarrow$ : rising edge.

# [μPD44164184]

Operation	K	/K	/BW0	/BW1
Write D0-17	$L \rightarrow H$	-	0	0
	_	$L \rightarrow H$	0	0
Write D0-8	$L \rightarrow H$	_	0	1
	_	$L \rightarrow H$	0	1
Write D9-17	$L \rightarrow H$	_	1	0
	_	$L \rightarrow H$	1	0
Write nothing	$L\toH$	-	1	1
	_	$L\toH$	1	1


**Remark** H: High level, L: Low level,  $\rightarrow$ : rising edge.

# [μPD44164364]

Operation	K	/K	/BW0	/BW1	/BW2	/BW3
Write D0-35	$L \rightarrow H$	-	0	0	0	0
	_	$L \rightarrow H$	0	0	0	0
Write D0-8	$L \rightarrow H$	-	0	1	1	1
	_	$L\toH$	0	1	1	1
Write D9-17	$L \rightarrow H$	-	1	0	1	1
	_	$L\toH$	1	0	1	1
Write D18-26	$L\toH$	-	1	1	0	1
	_	$L\toH$	1	1	0	1
Write D27-35	$L \rightarrow H$	-	1	1	1	0
	_	$L\toH$	1	1	1	0
Write nothing	$L \to H$	_	1	1	1	1
	_	$L\toH$	1	1	1	1

 $\textbf{Remark} \quad \textbf{H}: \textbf{High level, L}: \textbf{Low level,} \rightarrow : \textbf{rising edge}.$ 

#### **Bus Cycle State Diagram**



**Remarks 1.** A0 and A1 are internally advanced in accordance with the burst order table. Bus cycle is terminated after burst count = 4.

- 2. State transitions: L = (/LD = LOW); /L = (/LD = HIGH); R = (/R, W = HIGH); W = (/R, W = LOW).
- 3. State machine control timing sequence is controlled by K.



#### **Electrical Specifications**

#### **Absolute Maximum Ratings**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Supply voltage	VDD		-0.5		+2.9	V
Output supply voltage	VDDQ		-0.5		Vdd	V
Input voltage	VIN		-0.5		VDD + 0.5 (2.9 V MAX.)	٧
Input / Output voltage	VI/O		-0.5		VDDQ + 0.5 (2.9 V MAX.)	٧
Junction temperature	Tj				+125	°C
Storage temperature	Tstg		<b>-</b> 55		+125	°C

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

#### Recommended DC Operating Conditions (T<sub>j</sub> = 20 to 110 °C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	Note
Supply voltage	VDD		1.7		1.9	V	
Output supply voltage	VDDQ		1.4		Vdd	V	
High level input voltage	VIH		VREF + 0.1		VDDQ + 0.3	V	1
Low level input voltage	VIL		-0.3		VREF - 0.1	V	1
Clock input voltage	Vin		-0.3		VDDQ + 0.3	V	1
Reference voltage	VREF		0.68		0.95	V	

**Note1.** Overshoot:  $V_{IH (AC)} \le V_{DD} + 0.7 \text{ V for } t \le TKHKH/2$ 

Undershoot:  $V_{IL\ (AC)} \ge -0.5V$  for  $t \le TKHKH/2$ 

Power-up:  $V_{IH} \le V_{DD}Q + 0.3V$  and  $V_{DD} \le 1.7V$  and  $V_{DD}Q \le 1.4V$  for  $t \le 200$  ms

During normal operation, VDDQ must not exceed VDD.

Control input signals may not have pulse widths less than TKHKL (MIN) or operate at cycle rates

less than TKHKH (MIN).

#### Capacitance (TA = 25 °C, f = 1MHz)

Parameter	Symbol	Test conditions	MIN.	TYP.	MAX.	Unit	
Input capacitance	CIN	VIN = 0 V		4	5	pF	
Input / Output capacitance	CI/O	VI/O = 0 V		6	7	pF	
Clock Input capacitance	Cclk	Vclk = 0 V		5	6	pF	

Remark These parameters are periodically sampled and not 100% tested.

DC Characteristics ( $T_j = 20 \text{ to } 110^{\circ}\text{C}$ ,  $V_{DD} = 1.8 \pm 0.1 \text{ V}$ )

Parameter	Symbol	Test condition	Test condition		TYP.	MA	λX.	Unit	Note
						x8, x18	x36		
Input leakage current	I⊔			-2	-	+	2	μΑ	
I/O leakage current	llo			-2	-	+	2	μΑ	
Operating supply current	IDD	$VIN \le VIL \text{ or } VIN \ge VIH,$	-E30			390	520	mA	
(Read Write cycle)		II/O = 0 mA	-E33			355	475		
		Cycle = MAX.	-E40			300	400		
			-E50			250	300		
			-E60			215	285		
Standby supply current	ISB1	$VIN \le VIL \text{ or } VIN \ge VIH,$	-E30			255	265	mA	
(NOP)		II/O = 0 mA	-E33			235	245		
		Cycle = MAX.	-E40			200	210		
			-E50			170	180		
			-E60			150	160		
High level output voltage	VOH(Low)	Ioн  ≤ 0.1 mA		VDDQ - 0.2	-	VDDQ		V	3, 4
	Vон	Note1		VDDQ/2-0.08	_	VDDQ/2	2+0.08	V	3, 4
Low level output voltage	VOL(Low)	IoL ≤ 0.1 mA	loL ≤ 0.1 mA		-	0.2		V	3, 4
	Vol	Note2		VDDQ/2-0.08	_	VDDQ/2	2+0.08	V	3, 4


**Notes 1.** Outputs are impedance-controlled. | IoH | = (VDDQ/2)/(RQ/5) for values of 175  $\Omega \le RQ \le 350 \ \Omega$ .

- 2. Outputs are impedance-controlled. IoL = (VDDQ/2)/(RQ/5) for values of 175  $\Omega$   $\leq$  RQ  $\leq$  350  $\Omega$ .
- 3. AC load current is higher than the shown DC values. AC I/O curves are available upon request.
- **4.** HSTL outputs meet JEDEC HSTL Class I and Class II standards.


# AC Characteristics ( $T_j$ = 20 °C to 110 °C, $V_{DD}$ = 1.8 ± 0.1 V)

#### **AC Test Conditions**

Input waveform (Rise / Fall time ≤ 0.3 ns)




#### **Output waveform**



#### **Output load condition**

Figure 1. External load at test



 $\textbf{Remark} \;\; \textbf{CL} \; \text{includes capacitances of the probe and jig, and stray capacitances}.$ 



#### **Read and Write Cycle**


	Parameter	Symbol	-E3	30	-E3	33	-E4	10	-E5	60	-E6	0	Unit	Note
			(333 N	ИHz)	(300 1	ИHz)	(250 N	ИHz)	(200 MHz)		(167 N	ЛHz)		
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
	Clock													
*	Average Clock cycle time (K, /K, C, /C)	TKHKH	3.0	3.6	3.3	4.0	4.0	5.0	5.0	6.0	6.0	7.5	ns	1
*	Clock phase jitter (K, /K, C, /C)	TKC var	_	0.2	_	0.2	_	0.2	_	0.2	_	0.2	ns	2
	Clock HIGH time (K, /K, C, /C)	TKHKL	1.20	_	1.32	_	1.6	_	2.0	_	2.4	_	ns	
	Clock LOW time (K, /K, C, /C)	TKLKH	1.20	-	1.32	-	1.6	_	2.0	-	2.4	-	ns	
*	Clock to /clock (K $\rightarrow$ /K., C $\rightarrow$ /C.)	TKH/KH	1.35	-	1.49	-	1.8	_	2.2	-	2.7	-	ns	
*	Clock to /clock (/K→K., /C→C.)	T /KHKH	1.35	-	1.49	-	1.8	_	2.2	-	2.7	-	ns	
	Clock to data clock (K→C., /K→/C.)	TKHCH	0	1.30	0	1.45	0	1.8	0	2.3	0	2.8	ns	
*	DLL lock time (K, C)	TKC lock	1,024	-	1,024	-	1,024	_	1,024	-	1,024	-	Cycle	3
	K static to DLL reset	TKC reset	30	-	30	-	30	_	30	-	30	-	ns	
		•												
	Output Times													
	C, /C HIGH to output valid	TCHQV	_	0.27	-	0.29	_	0.35	_	0.38	_	0.40	ns	
	C, /C HIGH to output hold	TCHQX	- 0.27	-	- 0.29	-	- 0.35	_	- 0.38	-	- 0.40	_	ns	
	C, /C HIGH to echo clock valid	TCHCQV	_	0.25	_	0.27	_	0.33	_	0.36	_	0.38	ns	
	C, /C HIGH to echo clock hold	TCHCQX	- 0.25	_	- 0.27	_	- 0.33	_	- 0.36	_	- 0.38	_	ns	
*	CQ, /CQ HIGH to output valid	TCQHQV	_	0.27	_	0.29	_	0.35	_	0.38	_	0.40	ns	4
*	CQ, /CQ HIGH to output hold	TCQHQX	- 0.27	-	- 0.29	-	- 0.35	_	- 0.38	-	- 0.40	-	ns	4
	C HIGH to output High-Z	TCHQZ	-	0.27	_	0.29	_	0.35	-	0.38	-	0.40	ns	
	C HIGH to output Low-Z	TCHQX1	- 0.27	-	- 0.29	-	- 0.35	_	- 0.38	-	- 0.40	-	ns	
		-												
	Setup Times													
*	Address valid to K rising edge	TAVKH	0.4	ı	0.4	ı	0.5	_	0.6	ı	0.7	-	ns	5
*	Control inputs valid to K rising edge	TIVKH	0.4	-	0.4	-	0.5	_	0.6	-	0.7	_	ns	5
*	Data-in valid to K, /K rising edge	TDVKH	0.3	_	0.33	_	0.4	_	0.5	_	0.6	_	ns	5
	Hold Times													
*	K rising edge to address hold	TKHAX	0.4	ı	0.4	ı	0.5	-	0.6	ı	0.7	-	ns	5
*	K rising edge to control inputs hold	TKHIX	0.4	ı	0.4	ı	0.5	-	0.6	_	0.7	_	ns	5
*	K, /K rising edge to data-in hold	TKHDX	0.3	-	0.33	-	0.4	_	0.5	_	0.6	_	ns	5

- ★ Notes 1. The device will operate at clock frequencies slower than TKHKH(MAX.).
- ★ 2. Clock phase jitter is the variance from clock rising edge to the next expected colck rising edge.
- **★** 3. V<sub>DD</sub> slew rate must be less than 0.1 V DC per 50 ns for DLL lock retention.
  - DLL lock time begins once  $\ensuremath{\mathsf{V}}\xspace\ensuremath{\mathsf{DD}}\xspace$  and input clock are stable.
  - It is recommended that the device is kept inactive during these cycles.
- ★ 4. Echo clock is very tightly controlled to data valid / data hold. By design, there is a ± 0.1 ns variation from echo clock to data. The data sheet parameters reflect tester guardbands and test setup variations.
- ★ 5. This is a synchronous device. All addresses, data and control lines must meet the specified setup and hold times for all latching clock edges.

#### Remarks 1. This parameter is sampled.

- 2. Test conditions as specified with the output loading as shown in AC Test Conditions unless otherwise noted.
- 3. Control input signals may not be operated with pulse widths less than TKHKL (MIN).
- 4. If C, /C are tied HIGH, K, /K become the references for C, /C timing parameters.
- **5.** V<sub>DD</sub>Q is 1.5 VDC.

#### \* Read and Write Timing



Remarks 1. Q01 refers to output from address A0.

Q02 refers to output from the next internal burst address following A0, etc.

- 2. Outputs are disable (High-Z) one clock cycle after a NOP.
- **3.** The second NOP cycle is not necessary for correct device operation; however, at high clock frequencies it may be required to prevent bus contention.

# **JTAG Specification**

These products support a limited set of JTAG functions as in IEEE standard 1149.1.

# **Test Access Port (TAP) Pins**

Pin name	Pin assignments	Description
TCK	2R	Test Clock Input. All input are captured on the rising edge of TCK and all outputs propagate from the falling edge of TCK.
TMS	10R	Test Mode Select. This is the command input for the TAP controller state machine.
TDI	11R	Test Data Input. This is the input side of the serial registers placed between TDI and TDO. The register placed between TDI and TDO is deter-mined by the state of the TAP controller state machine and the instruction that is currently loaded in the TAP instruction.
TDO	1R	Test Data Output. Output changes in response to the falling edge of TCK. This is the output side of the serial registers placed between TDI and TDO.


**Remark** The device does not have TRST (TAP reset). The Test-Logic Reset state is entered while TMS is held high for five rising edges of TCK. The TAP controller state is also reset on the SRAM POWER-UP.

# JTAG DC Characteristics (20 °C $\leq$ Tj $\leq$ 110 °C, 1.7 V $\leq$ V<sub>DD</sub> $\leq$ 1.9 V, unless otherwise noted)


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	Note
JTAG Input leakage current	lu	$0 \text{ V} \leq \text{V}_{\text{IN}} \leq \text{V}_{\text{DD}}$	-5.0	-	+5.0	μΑ	
JTAG I/O leakage current	ILO	$0 \text{ V} \leq \text{Vin} \leq \text{VddQ},$	-5.0	-	+5.0	μΑ	
		Outputs disabled					
JTAG input high voltage Vін			1.3	-	VDD+0.3	٧	
JTAG input low voltage	VIL		-0.3	-	+0.5	٧	
JTAG output high voltage	Voн1	Ioнc   = 100 μA	1.6	-	-	٧	
	Voh2	Іонт   = 2 mA	1.4	-	-	V	
JTAG output low voltage VoL1		IOLC = 100 μA	-	_	0.2	V	
	VOL2	IOLT = 2 mA	_	_	0.4	V	

# **JTAG AC Test Conditions**

# Input waveform (Rise / Fall time ≤ 1 ns)




# **Output waveform**



# **Output load**

Figure 2. External load at test






# JTAG AC Characteristics (Tj = 5 to 110 °C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	Note
Clock							
Clock cycle time	tтнтн		100	_	_	ns	
Clock frequency	f⊤⊧		_	_	10	MHz	
Clock high time	tтнт∟		40	_	_	ns	
Clock low time	tтьтн		40	-	_	ns	
Output time	]						
TCK low to TDO unknown	tтьох		0	-	-	ns	
TCK low to TDO valid	<b>t</b> TLOV		_	-	20	ns	
TDI valid to TCK high	tоvтн		10	-	-	ns	
TCK high to TDI invalid	tтнох		10	-	-	ns	
Setup time	]						
TMS setup time	tмvтн		10	-	_	ns	
Capture setup time	tcs		10	-	-	ns	
Hold time							
TDI hold time	tтнмх		10	_	_	ns	
Capture hold time	tсн		10	_	_	ns	

# **JTAG Timing Diagram**





# Scan Register Definition (1)

Register name	Description
Instruction register	The instruction register holds the instructions that are executed by the TAP controller when it is moved into the run-test/idle or the various data register state. The register can be loaded when it is placed between the TDI and TDO pins. The instruction register is automatically preloaded with the IDCODE instruction at power-up whenever the controller is placed in test-logic-reset state.
Bypass register	The bypass register is a single bit register that can be placed between TDI and TDO. It allows serial test data to be passed through the RAMs TAP to another device in the scan chain with as little delay as possible.
ID register	The ID Register is a 32 bit register that is loaded with a device and vendor specific 32 bit code when the controller is put in capture-DR state with the IDCODE command loaded in the instruction register. The register is then placed between the TDI and TDO pins when the controller is moved into shift-DR state.
Boundary register	The boundary register, under the control of the TAP controller, is loaded with the contents of the RAMs I/O ring when the controller is in capture-DR state and then is placed between the TDI and TDO pins when the controller is moved to shift-DR state. Several TAP instructions can be used to activate the boundary register.  The Scan Exit Order tables describe which device bump connects to each boundary register location. The first column defines the bit's position in the boundary register. The shift register bit nearest TDO (i.e., first to be shifted out) is defined as bit 1. The second column is the name of the input or I/O at the bump and the third column is the bump number.

# Scan Register Definition (2)

Register name	Bit size	Unit	
Instruction register	3	bit	
Bypass register	1	bit	
ID register	32	bit	
Boundary register	107	bit	

# **ID Register Definition**

Part number	Organization	ID [31:28] vendor revision no.	ID [27:12] part no.	ID [11:1] vendor ID no.	ID [0] fix bit
μPD44164084	2M x 8	XXXX	0000 0000 0001 0101	0000010000	1
μPD44164184	1M x 18	XXXX	0000 0000 0001 0110	0000010000	1
μPD44164364	512K x 36	XXXX	0000 0000 0001 0111	0000010000	1

#### **★** SCAN Exit Order

Bit	Sig	gnal na	me	Bump
no.	x8	x18	x36	ID
1		6R		
2		С		6P
3		Α		6N
4		Α		7P
5		Α		7N
6		Α		7R
7		Α		8R
8		Α		8P
9		Α		9R
10	NC	DQ0	DQ0	11P
11	NC	NC	DQ9	10P
12	NC	NC	NC	10N
13	NC	NC	NC	9P
14	NC	DQ1	DQ11	10M
15	NC	NC	DQ10	11N
16	NC	NC	NC	9M
17	NC	NC	NC	9N
18	DQ0	DQ2	DQ2	11L
19	NC	NC	DQ1	11M
20	NC	NC	NC	9L
21	NC	NC	NC	10L
22	NC	DQ3	DQ3	11K
23	NC	NC	DQ12	10K
24	NC	NC	NC	9J
25	NC	NC	NC	9K
26	DQ1	DQ4	DQ13	10J
27	NC	NC	DQ4	11J
28		ZQ		11H
29	NC	NC	NC	10G
30	NC	NC	NC	9G
31	NC	DQ5	DQ5	11F
32	NC	NC	DQ14	11G
33	NC	NC	NC	9F
34	NC	NC	NC	10F
35	DQ2	DQ6	DQ6	11E
36	NC	NC	DQ15	10E

no.         x8         x18         x36           37         NC         NC         NC           38         NC         NC         NC	ID 10D 9E 10C 11D
37 NC NC NC 38 NC NC NC	10D 9E 10C
38 NC NC NC	9E 10C
	10C
39 NC DO7 DO17	
54, 541,	11D
40 NC NC DQ16	
41 NC NC NC	9C
42 NC NC NC	9D
43 DQ3 DQ8 DQ8	11B
44 NC NC DQ7	11C
45 NC NC NC	9B
46 NC NC NC	10B
47 CQ	11A
48 Vss	10A
49 A	9A
50 A	8B
51 A A1 A1	7C
52 NC A0 A0	6C
53 /LD	8A
54 NC NC /BW1	7A
55 /NW0 /BW0 /BW0	7B
56 K	6B
57 /K	6A
58 NC NC /BW3	5B
59 /NW1 /BW1 /BW2	5A
60 R, /W	4A
61 A	5C
62 A	4B
63 A A NC	ЗА
64 Vss	2A
65 /CQ	1A
66 NC DQ9 DQ27	2B
67 NC NC DQ18	3B
68 NC NC NC	1C
69 NC NC NC	1B
70 NC DQ10 DQ19	3D
71 NC NC DQ28	3С
72 NC NC NC	1D

Bit	S	ignal na	me	Bump
no.	x8	x18	x36	ID
73	NC	NC	NC	2C
74	DQ4	DQ11	DQ20	3E
75	NC	NC	DQ29	2D
76	NC	NC	NC	2E
77	NC	NC	NC	1E
78	NC	DQ12	DQ30	2F
79	NC	NC	DQ21	3F
80	NC	NC	NC	1G
81	NC	NC	NC	1F
82	DQ5	DQ13	DQ22	3G
83	NC	NC	DQ31	2G
84	NC	NC	NC	1J
85	NC	NC	NC	2J
86	NC	DQ14	DQ23	ЗК
87	NC	NC	DQ32	3J
88	NC	NC	NC	2K
89	NC	NC	NC	1K
90	DQ6	DQ15	DQ33	2L
91	NC	NC	DQ24	3L
92	NC	NC	NC	1M
93	NC	NC	NC	1L
94	NC	DQ16	DQ25	3N
95	NC	NC	DQ34	ЗМ
96	NC	NC	NC	1N
97	NC	NC	NC	2M
98	DQ7	DQ17	DQ26	3P
99	NC	NC	DQ35	2N
100	NC	NC	NC	2P
101	NC	NC	NC	1P
102		3R		
103		4R		
104		4P		
105		Α		5P
106		Α		5N
107		5R		



#### **JTAG Instructions**


Instructions	Description				
EXTEST	EXTEST is an IEEE 1149.1 mandatory public instruction. It is to be executed whenever the instruction register, whatever length it may be in the device, is loaded with all logic 0s. EXTEST is not implemented in this device. Therefore this device is not 1149.1 compliant. Nevertheless, this RAMs TAP does respond to an all zeros instruction, as follows. With the EXTEST (000) instruction loaded in the instruction register the RAM responds just as it does in response to the SAMPLE instruction, except the RAM output are forced to Hi-Z any time the instruction is loaded.				
IDCODE	The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in capture-DR mode and places the ID register between the TDI and TDO pins in shift-DR mode. The IDCODE instruction is the default instruction loaded in at power up and any time the controller is placed in the test-logic-reset state.				
BYPASS	The BYPASS instruction is loaded in the instruction register when the bypass register is placed between TDI and TDO. This occurs when the TAP controller is moved to the shift-DR state. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path.				
SAMPLE	SAMPLE is a Standard 1149.1 mandatory public instruction. When the SAMPLE instruction is loaded in the instruction register, moving the TAP controller into the capture-DR state loads the data in the RAMs input and I/O buffers into the boundary scan register. Because the RAM clock(s) are independent from the TAP clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e., in a metastable state). Although allowing the TAP to SAMPLE metastable input will not harm the device, repeatable results cannot be expected. RAM input signals must be stabilized for long enough to meet the TAPs input data capture setup plus hold time (tcs plus tch). The RAMs clock inputs need not be paused for any other TAP operation except capturing the I/O ring contents into the boundary scan register. Moving the controller to shift-DR state then places the boundary scan register between the TDI and TDO pins. This functionality is not Standard 1149.1 compliant.				
SAMPLE-Z	If the SAMPLE-Z instruction is loaded in the instruction register, all RAM outputs are forced to an inactive drive state (Hi-Z) and the boundary register is connected between TDI and TDO when the TAP controller is moved to the shift-DR state.				

# **JTAG Instruction Coding**

IR2	IR1	IR0	Instruction	Note
0	0	0	EXTEST	1
0	0	1	IDCODE	
0	1	0	SAMPLE-Z	1
0	1	1	RESERVED	
1	0	0	SAMPLE	
1	0	1	RESERVED	
1	1	0	RESERVED	
1	1	1	BYPASS	

Note 1. TRISTATE all data drivers and CAPTURE the pad values into a SERIAL SCAN LATCH.

#### **TAP Controller State Diagram**




#### **Disabling the Test Access Port**

It is possible to use this device without utilizing the TAP. To disable the TAP Controller without interfering with normal operation of the device, TCK must be tied to Vss to preclude mid level inputs.


TDI and TMS are designed so an undriven input will produce a response identical to the application of a logic 1, and may be left unconnected. But they may also be tied to VDD through a 1k resistor.

TDO should be left unconnected.

#### **Test Logic Operation (Instruction Scan)**





# **Test Logic Operation (Data Scan)**




# Package Drawing

# 165-PIN PLASTIC FBGA (13x15)







ITEM	MILLIMETERS
D	13.00
E	15.00
ZD	1.50
ZE	0.50
е	1.00
h	0.60
Α	1.40
_A1	0.40
A2	1.00
b	0.45
У	0.08
Х	0.08
W	0.15
v1	0.20

This package drawing is a preliminary version. It may be changed in the future.

# **Recommended Soldering Condition**

Please consult with our sales offices for soldering conditions of these products.

# **★** Types of Surface Mount Devices

 $\mu$ PD44164084F5-EQ1: 165-pin PLASTIC FBGA (13 x 15)  $\mu$ PD44164184F5-EQ1: 165-pin PLASTIC FBGA (13 x 15)  $\mu$ PD44164364F5-EQ1: 165-pin PLASTIC FBGA (13 x 15) **Revision History** 

Edition/	Page		Type of	Location	Description
Date	This	Previous	revision		(Previous edition $\rightarrow$ This edition)
	edition	edition			
2nd edition/	Throughout	Throughout	Modification	Pin Configurations, Pin Identification,	Address inputs: $Ax \rightarrow A$
April 2002				Scan Exit Order	
	p.1	p.1	Modification	Function Name	18M-BIT CMOS SYNCHRONOUS
					FAST SRAM DOUBLE DATA RATE
					→ 18M-BIT DDRII SRAM
			Addition	Description	μPD44164364
	p.2	p.2	Modification	Ordering Information	Package code: Fx-EQx → F5-EQ1
			Deletion		Remark
	p.3-5	p. 3-5	Modification	Pin Configurations	Package code: Fx → F5-EQ1
	p.4, 5	p.4, 5	Addition	Pin Configuration	A1
	p.6	p.6	Modification	Pin Identification	$ZQ: V_{DD} \rightarrow V_{DD}Q$
	p.7	p.7	Modification	Block Diagram	$/K \rightarrow K$
			Deletion	Linear Burst Sequence Table	Item of Ax
			Modification		Items of A1 and A0
	p.14	p.14	Modification	TKC var (MAX.)	-E30: 0.08 → 0.2, -E33: 0.08 → 0.2,
					-E40: 0.10 → 0.2, -E50: 0.13 → 0.2,
					-E60: 0.15 → 0.2
				TKH /KH (MAX.)	-E30: 1.65 → −, -E33: 1.82 → −,
					-E40: 2.2 → -, -E50: 2.75 → -,
					-E60: 3.3 → -
			Addition	T /KHKH	
			Modification	TAVKH, TIVKH, TKHAX, TKHIX (MIN.)	-E40: 0.4 → 0.5
				TDVKH, TKHDX (MIN.)	-E30: 0.4 → 0.3, -E33: 0.4 → 0.33,
					-E50: 0.6 → 0.5, -E60: 0.7 → 0.6
			Addition		Note 1, 2, 4
			Modification		Note $1 \rightarrow 5$ , Note $2 \rightarrow 3$
			Modification		Note 3
			Addition		Remark 5
	p.15	p.15	Addition	Read and Write Timing	T /KHKH
	p.20	p.20	Modification	Scan Exit Order	Bit no. 48, 64: NC → Vss
	p.25	p.25	Addition	Package Drawing	Package drawing (Preliminary version)
	p.26	p.26	Modification	Types of Surface Mount Devices	Package code: Fx → F5-EQ1

[MEMO]

[MEMO]

[MEMO]

#### NOTES FOR CMOS DEVICES —

#### 1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

# (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

#### (3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

- The information in this document is current as of April, 2002. The information is subject to change
  without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data
  books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products
  and/or types are available in every country. Please check with an NEC sales representative for
  availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
  agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
  risks of damage to property or injury (including death) to persons arising from defects in NEC
  semiconductor products, customers must incorporate sufficient safety measures in their design, such as
  redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
  - "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
  - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
  - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
  - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).

M8E 00.4