Technical Summary


8-Bit EPROM Microcomputer Unit

The MC68705P5 (High-Density NMOS) Microcomputer Unit (MCU) is an EPROM member of the MC6805 Family of microcomputers. The user programmable EPROM allows program changes and lower volume applications. This low cost MCU has parallel I/O capability with pins programmable as input or output. This publication contains condensed information on the MCU; for detailed information, refer to M6805 HMOS, M146805 CMOS Family User's Manual (M6805UM(AD2)) or contact your local Motorola sales office.

Refer to the block diagram for the hardware features and to the list below for additional features available on the MCU.

- Internal 8-Bit Timer with 7-Bit Programmable Prescaler
- On-chip Oscillator
- 112 Bytes RAM
- 1804 Bytes EPROM
- 20 TTL/CMOS Compatible Bidirectional I/O Lines
- EPROM Security Features (Hardware and Software)
- Memory Mapped I/O
- Versatile Interrupt Handling
- Bit Manipulation
- Bit Test and Branch Instruction
- Vectored Interrupts

BLOCK DIAGRAM



This document contains information on a new product. Specifications and information herein are subject to change without notice

SIGNAL DESCRIPTION

Vcc AND Vss

Power is supplied to the microcomputer using these two pins. Vcc is ± 5.25 volts ($\pm 0.5\Delta$) power, and Vss is around.

Voo

This pin is used when programming the EPROM. In normal operation, this pin is connected to VCC.

INT

This pin provides the capability for asynchronously applying an external interrupt to the MCU. Refer to INTER-RUPTS for more detail information.

EXTAL, XTAL

These pins provide control input for the on-chip clock oscillator circuit. A crystal, a resistor/capacitor combination, or an external signal is connected to these pins to provide a system clock. Selection is made by the CLK bit in the mask option register.

RC Oscillator

With this option, a resistor is connected to the oscillator pins as shown in Figure 1. The relationship between R and fosc is shown in Figure 2.

Crystal

The circuit shown in Figure 1 is recommended when using a crystal. Using an external CMOS oscillator is recommended when crystals outside the specified ranges are to be used. The crystal and components should be mounted as close as possible to the input pins to minimize output distortion and startup statilization time.

External Clock

An external clock should be applied to the EXTAL input with the XTAL input connected to around, as shown in Figure 1. This option may only be used with the crystal oscillator option selected in the mask option register.

TIMER


This pin is used as an external input to control the internal timer/counter circuitry. This pin also detects a higher voltage level used to initiate the bootstrap proaram

RESET

This pin has a Schmitt trigger input and an on-chip pullup. The MCU can be reset by pulling RESET low. Refer to RESETS for addition information.

INPUT/OUTPUT LINES (PAO-PA7, PBO-PB7, PCO-PC3)

These 20 lines are arranged into two 8-bit ports (A and B) and one 4-bit port (C). All lines are programmable as



NOTES:

- 1. When the TIMER input pin is in the VIHTP range (in the bootstrap EPROM programming mode), the crystal option is forced. When the TIMER input is at or below VCC, the clock generator option is determined by bit 7 of the mask option register (CLK).
- 2. The recommended CL value with a 4.0 MHz crystal is 27 pF maximum including system distributed capacitance. There is an internal capacitance of approximately 25 pF on the XTAL pin. For crystal frequencies other than 4 MHz, the total capacitance on each pin should be scaled as the inverse of the frequence ratio. For example, with a 2 MHz crystal, use approximately 50 pF on EXTAL and approximately 25 pF on XTAL. The exact value depends on the motional arm parameters of the crystal used.

Figure 1. Oscillator Connections




Figure 2. Typical Frequency vs Resistance for RC Oscillator Option Only

either inputs or outputs under software control of the data direction registers. Refer to **PROGRAMMING** for additional information.

PROGRAMMING

INPUT/OUTPUT PROGRAMMING

Any port pin is programmable as either input or output under software control of the corresponding write-only data direction register (DDR). DDRs always read "one". The port I/O programming is accomplished by writing the corresponding bit in the port DDR to a logic one for output


and a logic zero for input. On reset, all the DDRs are initialized to a logic zero state to put the ports in the input mode. The port output registers are not initialized on reset and should be written to before setting the DDR hits.

When programmed as outputs, the latched output data is readable as input data regardless of the logic levels at the output pin due to output loading. The latched output data bit may always be written. Therefore, any write to a port writes all of its data bits, even though the port DDR is set to input. This port write may be used to initialize the data registers and avoid undefined outputs. Care must be exercised when using read-modify-write instructions since the data read corresponds to the pin level if the DDR is an input (zero) and also to the latched output when the DDR is an output (one). Refer to Table 1 for I/O functions and to Figure 3 for typical port circuitry.

Table 1, I/O Pin Functions

R/W+	DDR	UO Nin Famel
77/77	DUN	I/O Pin Functions
0	0	The I/O pin is in input mode. Data is written into the output data latch.
0	1	Data is written into the output data latch and output to the I/O pin.
1	0	The state of the I/O pin is read.
1	1	The I/O pin is in an output mode. The output data latch is read.

*R/W is an internal signal.



*DDR is a write-only register and reads as all "1s".




Figure 3. Typical Port I/O Circuitry and Register Configuration

MEMORY

The MCU is capable of addressing 2048 bytes of memory and I/O registers. The memory map is shown in Figure 4. The locations consist of user EPROM, bootstrap ROM, RAM, a mask option register (MOR), a program control register, and I/O. The interrupt vectors are located from \$7F8 to \$7FF. The bootstrap is a mask-programmed ROM that allows the MCU to program its own EPROM.

The stack area is used during processing of an interrupt or subroutine call to save the CPU state. The stack pointer decrements during pushes and increments during pulls. Refer to INTERRUPTS for additional information.

NOTE


Using the stack area for data storage or temporary work locations requires care to prevent it from being overwritten due to stacking from an interrupt or subroutine call.

REGISTERS

The MCU contains the registers described in the following paragraphs.

ACCUMULATOR (A)

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.



INDEX REGISTER (X)

The index register is an 8-bit register used for the indexed addressing mode. It contains an 8-bit value that may be added to an 8- or 16-bit immediate value to create an effective address. The index register may also be used as a temporary storage area.




PROGRAM COUNTER (PC)

The program counter is an 11-bit register that contains the address of the next byte to be fetched.



STACK POINTER (SP)

The stack pointer is an 11-bit register that contains the address of the next free location on the stack. During an MCU reset or the reset stack pointer (RSP) instruction, the stack pointer is set at location \$07F. The stack pointer is then decremented as data is pushed onto the stack and incremented as data is pulled from the stack.



Caution Data Direction Registers (DDRs) are write-only, they read as \$FF

Figure 4. Memory Map

The six most-significant bits of the stack pointer are permanently set at 000011. Subroutines and interrupts may be nested down to location \$061 (31 bytes maximum), which allows the programmer to use up to 15 levels of subroutine calls (less if interrupts are allowed).

10					5	4		0
0	0	0	0	1	1		SP	

CONDITION CODE REGISTER (CC)

The condition code register is a 5-bit register in which four bits are used to indicate the results of the instruction just executed. These bits can be individually tested by a program, and specific actions can be taken as a result of their state. Each bit is explained in the following paragraphs



Half Carry (H)

This bit is set during ADD and ADC operations to indicate that a carry occurred between bits 3 and 4.

Interrupt (I)

When this bit is set, the timer and external interrupt is masked (disabled). If an external interrupt occurs while this bit is set, the interrupt is latched and is processed as soon as the interrupt bit is cleared.

Negative (N)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was negative (bit 7 in the result is a logic one).

Zero (Z)

When set, this bit indicates that the result of the last arithmetic, logical, or data manipulation was zero.

Carry/Borrow (C)

When set, this bit indicates that a carry or borrow out of the arithmetic logical unit (ALU) occurred during the last arithmetic operation. This bit is also affected during bit test and branch instructions, and during shifts and rotates.

RESETS

The MCU can be reset two ways: by initial power-up and by the external reset input (RESET). The RESET input consists mainly of a Schmitt trigger that senses the RESET line logic level.

POWER-ON-RESET (POR)

An internal reset is generated on power-up that allows the internal clock generator to stabilize. The power-on reset is used strictly for power turn-on conditions and should not be used to detect any drop in the power supply voltage. A delay of tRHL milliseconds is required before

allowing the RESET input to go high. Connecting a capacitor to the RESET input (Figure 5) typically provides sufficient delay.

EXTERNAL RESET INPUT

The MCU is reset when a logic zero is applied to the RESET input for a period longer than one machine cycle (t_{cyc}). Under this type of reset, the Schmitt trigger switches off at VIRES to provide an internal reset voltage.




Figure 5. Power-up RESET Delay Circuit

INTERRUPTS


The MCU can be interrupted three different ways: (1) through the external interrupt INT input pin, (2) with the internal timer interrupt request, or (3) using the software interrupt instruction (SWI)

Interrupts cause the processor registers to be saved on the stack and the interrupt mask (I bit) set to prevent additional interrupts. The RTI instruction causes the register contents to be recovered from the stack after which-normal processing resumes. The stacking order is shown in Figure 6.

Unlike RESET, hardware interrupts do not cause the current instruction execution to be halted but are considered pending until the current instruction is complete.

NOTE

The current instruction is considered to be the one already fetched and being operated on.



*For subroutine calls, only PCH and PCL are stacked

Figure 6. Interrupt Stacking Order

When the current instruction is complete, the processor checks all pending hardware interrupts and, if unmasked, (I bit clear) proceeds with interrupt processing; otherwise, the next instruction is fetched and executed. Masked interrupts are latched for later interrupt service. If the timer interrupt status bit is cleared before unmasking the interrupt, then the interrupt is not latched.

If both an external interrupt and a timer interrupt are pending at the end of an instruction execution, the external interrupt is serviced first. The SWI is executed the same as any other instruction regardless of the setting of the I bit. Refer to Figure 7 for the reset and interrupt instruction processing sequence.

TIMER INTERRUPT

If the timer mask bit (TCR6) is cleared, then, each time the timer decrements to zero (transitions from \$01 to \$00),

an interrupt request is generated. The actual processor interrupt is generated only if the interrupt mask bit of the condition code register (CCR) is also cleared. When the interrupt is recognized, the current state of the machine is pushed onto the stack and the I bit in the CCR is set, masking further interrupts until the present one is serviced. The contents of the timer interrupt vector, containing the location of the timer interrupt service routine, is then loaded into the program counter. At the end of the timer interrupt service routine, the software normally executes an RTI instruction which restores the machine state and starts executing the interrupted program.

EXTERNAL INTERRUPT

The external interrupt is internally synchronized and then latched on the falling edge of INT. Clearing the I bit enables the external interrupt. The following paragraphs describes two typical external interrupt circuits.




Figure 7. Reset and Interrupt Processing Flowchart

3

Zero-Crossina

A sinusoidal input signal (f_{INT} maximum) can be used to generate an external interrupt (See Figure 8a) for use as a zero-crossing detector (for negative transitions of the ac sinusoid). This type of circuit allows applications such as servicing time-of-day routines and engaging/disengaging ac power control devices. Off-chip, full-wave rectification provides an interrupt at every zero crossing of the ac signal and thereby provides a 2f clock.

Digital-Signal Interrupt

With this type of circuit (Figure 8b), the INT pin can be driven by a digital signal. The maximum frequency of a signal that can be recognized by the TIMER or INT pin logic is dependent on the parameter labeled tWL, tWH. Refer to **TIMER** for additional information.

SOFTWARE INTERRUPT (SWI)

The SWI is an executable instruction that is executed regardless of the state of the I bit in the CCR. If the I bit is zero, SWI executes after the other interrupts. The SWI execution is similar to the hardware interrupts.

TIMER

The MCU consists of an 8-bit software programmable counter driven by a 7-bit software programmable prescaler. The various timer sources are made via the timer control register (TCR). The 8-bit counter may be loaded under program control and is decremented toward zero. When the timer reaches zero, the timer interrupt request bit (bit 7) in the timer control register (TCR) is set. Refer to Figure 9 for timer block diagram.




Figure 8. Typical Interrupt Circuits




Figure 9. Timer Block Diagram

The timer interrupt can be masked (disabled) by setting the timer interrupt mask bit (bit 6) in the TCR. When the I bit in the condition code register is cleared and TCR bit 6 is cleared, the processor receives the interrupt. The MCU responds to this interrupt by 1) saving the present CPU state on the stack, 2) fetching the timer interrupt vector, and 3) executing the interrupt routine. The timer interrupt request bit must be cleared by software. Refer to RESETS and INTERRUPTS for additional information.

The prescaler is a 7-bit divider which is used to extend the maximum length of the timer. To avoid truncation errors, the prescaler is cleared when TCR bit 3 is set to a logic one; however, TCR bit 3 always reads as a logic zero to ensure proper operation with read-modify-write instructions

The timer continues to count past zero, falling from \$00 through \$FF, and continues the countdown. The counter can be read at any time by reading the timer data register (TDR). This allows a program to determine the length of time since a timer interrupt has occurred without disturbing the counting process. TDR is unaffected by reset.

SOFTWARE CONTROLLED MODE

The timer prescaler input can be configured for three different operating modes plus a disable mode, depending on the value written to TCR control bits 4 and 5 (TIE and TIN). The following paragraphs describe the different modes

Timer Input Mode 1

When TIE and TIN are both programmed to zero, the timer input is from the internal clock (phase two) and the timer input pin is disabled. The internal clock mode can be used for periodic interrupt generation as well as a reference for frequency and event measurement.

Timer Input Mode 2

When TIF 1 and TIN 0, the internal clock and the timer input signals are ANDed to form the timer input. This mode can be used to measure external pulse widths. The active high, external pulse gates in the internal clock for the duration of the external pulse. The accuracy of the count is ± 1 .

Timer Input Mode 3

When TIE = 0 and TIN = 1, no prescaler input frequency is applied to the prescaler and the timer is disabled.

Timer Input Mode 4

When TIE and TIN are both one, the timer input is from the external clock. The external clock can be used to count external events as well as to provide an external frequency for generating periodic interrupts.

MOR CONTROLLED MODE

This mode is selected when TOPT (bit 6) in the MOR is programmed to logic one. The timer circuits are the same as described in SOFTWARE CONTROLLED MODE. The logic levels of TCR bits 0, 1, 2, and 5 are determined during EPROM programming by the same bits in the MOR. Therefore, bits 0, 1, 2, and 5 in the MOR control the prescaler division and the timer clock selection. TIE (bit 4) and PSC (bit 3) in the TCR are set to a logic one when in the MOR controlled mode. TIM (bit 6) and TIR (bit 7) are controlled by the counter and software.

TIMER CONTROL REGISTER (TCR) \$009

This is an 8-bit register that controls various functions such as configuring operation mode, setting ratio of the prescaler, and generating timer interrupt request signal. All bits are read/write except bit 3. When the MOR TOPT 1, then bits 5, 2, 1, and 0 in the TCR take on the corresponding bits of the MOR during reset.

7	6	5	4	3	2	, , , , , , , , , , , , , , , , , , , ,	0
TIR	TIM	1	1	1	1	1	1
RESET							

n

TCR with MOR TOPT 1 (MC6805P2/P6 Emulation)

- 1	Ü	J	-				
TIP	TIM	TIN	TIE	PSC	PS2	PS1	PS0
RESET							

TCR with MOR TOPT - 0 (Software Programmable Timer)

TIR — Timer Interrupt Request

Used to indicate the timer interrupt when it is logic one

- Set when the timer data register changes to all zeros
- Cleared by external reset, power-on reset, or under program control

TIM — Timer Interrupt Mask

Used to inhibit the timer interrupt

- 1 Interrupt inhibited
- Interrupt enabled TIN — External or Internal

Selects input clock source

- 1 External clock selected 0 Internal clock selected (fosc:4)
- TIE TIMER External Enable

Used to enable external TIMER pin

- Enables external timer pin
- 0 Disables external timer pin

PSC — Prescaler Clear

Write only bit. Writing a 1 to this bit resets the prescaler to zero. A read of this location always indicates a zero

PS2, PS1, PS0 — Prescaler Select Bits

Decoded to select one of eight outputs of the pres-

PS2	PS1	PS0	Prescaler Division
0	0	0	1 (Bypass Prescaler)
0	0	1	2
0	1	0	4
0	1	1	
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

MASK OPTION REGISTER (MOR)

The MOR is implemented in EPROM and contains all zeros prior to programming. This register is not affected by reset. The MOR bits are described in the following paragraphs.

7	6	5	4	3	2	1	0
CLK	TOPT	CLS	TIE	SNM	P2	P1	PO

CLK -- Clock (oscillator type)

- 1 = Resistor capacitor (RC)
- 0 = Crvstal

TOPT — Timer Option

- 1 MC6805P2/P6 type timer/prescaler. All bits, except 6 and 7, of the TCR are invisible to the user. Bits 5, 2, 1, and 0 of the MOR determine the equivalent MC6805P2/P6 mask options.
- 0 = All TCR bits are implemented as a software programmable timer. The state of MOR bits 5, 4, 2, 1, and 0 sets the initial values of their respective TCR bits.
- CLS Timer/Prescaler Clock Source
 - 1 = External TIMER pin
 - 0 = Internal clock

TIE — Timer External Enable

Not used if TOPT = 1. Sets the initial value of TIE in the TCR if TOPT = 0

- 1 = Not used
- 0 = Sets initial value of TIE in the TCR

SNM — Secure Mode

When programmed to one, EPROM contents cannot be access externally.

P2, P1, P0

The logical levels of these bits, when decoded, select one of eight outputs on the timer prescaler.

P2	P1	P0	Prescaler Division
0	0	0	1 (Bypass Prescaler)
0	0	1	2
0	1	0	4
0	1	1	8
11	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

PROGRAMMING CONTROL REGISTER (PCR)

The PCR is an 8-bit register which provides the necessary control bits to program the EPROM. The bootstrap program manipulates the PCR when programming, so the user need not be concerned with PCR in most applications.

7	6	5	4	3	2	1	0
1	_1_	11	1	ı	VPON	PGE	PLE
RESET:	U	D -					

PLE - Programming Latch Enable

Controls address and data being latched into the EPROM. Set during reset, but may be cleared any-time

- 1 = Read EPROM
- 0 = Latch address and data on EPROM

PGE — Program Enable

Enables programming of EPROM. Must be set when changing the address and data. Set during reset

- 1 = Inhibit EPROM programming
- 0= Enable EPROM programming (if PLE is low) VPON — VPP On

A read-only bit that indicates high voltage at the Vpp pin. When set to "one", disconnects PGE and PLE from the chip.

- 1 = No high voltage on Vpp pin
- 0 = High voltage on Vpp

NOTE

VPON, being "zero", does not indicate that the VPP level is correct for programming. It is used as a safety interlock for the user in the normal operating mode.

VPON	PGE	PLE	Programming Conditions			
0	0	0	Programming Mode (Program EPROM Byte)			
1	0	0	PGE and PLE Disabled from System			
0	1	0	Programming Disabled (Latch			
			Address and Data in FPROM)			
1	1	0	PGE and PLE Disabled from System			
0	0	1	Invalid State PGE = 0 if PLE = 0			
1	0	1	Invalid State PGE = 0 if PLE = 0			
0	1	1	"High Voltage" on Vpp			
1	1	1	PGE and PLE Disabled from System			
			(Operating Mode)			

PROGRAMMING

The MCU bootstrap program can be used to program the MCU EPROM.

A MCM2716 UV EPROM (other industry standard EPROMs may be used) must first be programmed with the same information that is to be transferred to the MCU EPROM

The MC68705P5 MCU is programmed in the same as the MC68705P3. Refer to application note, MC68705P3/R3/U3 8-Bit EPROM Microcomputer Programming Module (AN-856 Rev2) for schematic diagrams and instructions on programming the MC68705P5 MCU EPROM.

NOTE

The MC68705P5 will not execute the bootstrap program when in the secure mode. The on-chip EPROM must be completely erased before programming. To enter the secure mode, bit 3 in the mask option register must be programmed to logic "one" and memory locations \$782 and \$783 must be programmed with \$20 and \$FE, respectively. After programming, the only way to change the non-secure mode is by erasing the entire EPROM.

EMULATION

The MC68705P5 emulates the MC6805P2 and MC6805P6 "exactly". The MC6805P2/P6 mask features are implemented in the mask option register (MOR) EPROM byte on the MC68705P5. A few minor exceptions to the exactness of emulation are listed below:

- The MC68705P2/P6 "future ROM" area is implemented in the MC68705P3 and these 704 bytes must be left unprogrammed to accurately simulate the MC6805P2/P6. The MC6805P2/P6 read all "zeros" from this area.
- The reserved ROM areas in the MC6805P2/P6 and the MC68705P5 have different data stored in them, and this data is subject to change without notice. The MC6805P2/P6 use the reserved ROM for the selfcheck feature, and the MC68705P5 uses this area for the bootstrap program.
- The MC6805P2/P6 read all "ones" in its 48-byte "future RAM" area. This RAM is not implemented in the MC6805P2/P6 mask ROM versions but is implemented in the MC68705P5.
- The Vpp line (pin 6) in the MC68705P5 must be tied to V_{CC} for normal operation. In the MC6805P2/P6, pin 6 is the NUM pin and is grounded in normal operation.
- The LVI feature is not available in the MC68705P5.
 Processing differences are not presently compatible
 with proper design of this feature in the EPROM
 version.

The operation of all other circuitry has been exactly duplicated or designed to function identically in both devices including interrupts, timer, data ports, and data direction registers (DDRs). A design goal has been to provide the user with a safe, inexpensive way to verify a program and system design before committing to a factory programmed ROM.

INSTRUCTION SET

The MCU has a set of 59 basic instructions which can be divided into five different types: register/memory, read-modify-write, branch, bit manipulation, and control. The following paragraphs briefly explain each type.

REGISTER/MEMORY INSTRUCTIONS

Most of these instructions use two operands. One operand is either the accumulator or the index register. The other operand is obtained from memory using one of the addressing modes. The jump unconditional (JMP) and

jump to subroutine (JSR) instructions have no register operand. Refer to the following list of instructions.

Function	Mnemonic
Load A from Memory	LDA
Load X from Memory	LDX
Store A in Memory	STA
Store X in Memory	STX
Add Memory to A	ADD
Add Memory and Carry to A	ADC
Subtract Memory	SUB
Subtract Memory from A with Borrow	SBC
AND Memory to A	AND
OR Memory with A	ORA
Exclusive OR Memory with A	EOR
Arithmetic Compare A with Memory	CMP
Arithmetic Compare X with Memory	CPX
Bit Test Memory with A (Logical Compare)	BIT
Jump Unconditional	JMP
Jump to Subroutine	JSR

READ-MODIFY-WRITE INSTRUCTIONS

These instructions read a memory location or a register, modify or test its contents, and write the modified value back to memory or to the register. The test for negative or zero (TST) instruction is an exception to the read-modify-write sequence since it does not modify the value. Refer to the following list of instructions.

Function	Mnemonic
Increment	INC
Decrement	DEC
Clear	CLR
Complement	сом
Negate (2's Complement)	NEG
Rotate Left Thru Carry	ROL
Rotate Right Thru Carry	ROR
Logical Shift Left	LSL
Logical Shift Right	LSR
Arithmetic Shift Right	ASR
Test for Negative or Zero	TST

BRANCH INSTRUCTIONS

This set of instructions branches if a particular condition is met; otherwise, no operation is performed. Branch

instructions are two-byte instructions. Refer to the following list for branch instructions.

Function	Mnemonic
Branch Always	BRA
Branch Never	BRN
Branch if Higher	ВНІ
Branch if Lower or Same	BLS
Branch if Carry Clear	всс
(Branch if Higher or Same)	(BHS)
Branch if Carry Set	BCS
(Branch if Lower)	(BLO)
Branch if Not Equal	BNE
Branch if Equal	BEQ
Branch if Half Carry Clear	ВНСС
Branch if Half Carry Set	BHCS
Branch if Plus	BPL
Branch if Minus	ВМІ
Branch if Interrupt Mask Bit is Clear	ВМС
Branch if Interrupt Mask Bit is Set	BMS
Branch if Interrupt Line is Low	BIL
Branch if Interrupt Line is High	BIH
Branch to Subroutine	BSR

BIT MANIPULATION INSTRUCTIONS

The MCU is capable of setting or clearing any bit which resides in the first 256 bytes of the memory space where all port registers, port DDRs, timer, timer control, and onchip RAM reside. An additional feature allows the software to test and branch on the state of any bit within these 256 locations. The bit set, bit clear and bit test, and branch functions are all implemented with a single instruction. For test and branch instructions, the value of the bit tested is also placed in the carry bit of the condition code register. Refer to the following list for bit manipulation instructions

Function	Mnemonic
Branch if Bit n is Set	BRSET n (n = 0 7)
Branch if Bit n is Clear	BRCLR n (n = 0 7)
Set Bit n	BSET n (n = 0 7)
Clear Bit n	BCLR n (n = 0 7)

CONTROL INSTRUCTIONS

These instructions are register reference instructions and are used to control processor operation during program execution. Refer to the following list for control instructions.

Function	Mnemonic
Transfer A to X	TAX
Transfer X to A	TXA
Set Carry Bit	SEC
Clear Carry Bit	CLC
Set Interrupt Mask Bit	SEI
Clear Interrupt Mask Bit	CLI
Software Interrupt	SWI
Return from Subroutine	RTS
Return from Interrupt	RTI
Reset Stack Pointer	RSP
No Operation	NOP

OPCODE MAP SUMMARY

Table 2 is an opcode map for the instructions used on the MCU

ADDRESSING MODES

The MCU uses ten different addressing modes to provide the programmer with an opportunity to optimize the code for all situations. The various indexed addressing modes make it possible to locate data tables, code coversion tables, and scaling tables anywhere in the memory space. Short indexed accesses are single-byte instructions, while the longest instructions (three bytes) permit accessing tables throughout memory. Short and long absolute addressing is also included. Two-byte direct-addressing instructions access all data bytes in most applications. Extended addressing permits jump instructions to reach all memory.

The term "effective address" (EA) is used in describing the various addressing modes. Effective address is defined as the address from which the argument for an instruction is fetched or stored.

IMMEDIATE

In the immediate addressing mode, the operand is contained in the byte immediately following the opcode. The immediate addressing mode is used to access constants that do not change during program execution (e.g., a constant used to initialize a loop counter).

DIRECT


In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the lowest 256 bytes in memory with a single two-byte instruction.

EXTENDED

In the extended addressing mode, the effective address of the argument is contained in the two bytes following

2	
•	
7	
ŭ	
<u>α</u>	
•	
Z,	
0	
<u> </u>	
a	
ap P	

						Sand Market Minis			Control	2)	Memory	i i	5	
	St Man	Dutation	Brench		- 1	A AUTOMA			1	1	3	5	Į.	24	+	t	1
1		NS.	E.	5	Ī	ž	*	•	-	-			ا ا	0	-!		\ \ !
Ŧ		-	r-i	ri	*	و م	2 5	1110	900	·ģ	90	ğ	f				
F		B		Y V	ي ا	Z.E.G.	NEG	, NEG	9 RTI		SUB	SUB	SUB	SUBUS	SU8	and a	-8
000	BIRSETO	2 BSC 2	, H	BIO 7	Ĭ	Y.	×	×	2	-	9	9	dPI S	CMP	de C	d d	-
	BRCLRO	BCLRO	B.B.						NTS.	Ť	MMI	a a		2	ž		ē ·
Ť	11330	BSET!	H								SBC	SBC	SBC	SBC	S ×	SBC F	-8
Ť		7 885	1		******	XX	200	2 00	SWI	 		Ç.X.	CPX .	CPX	X.	CPX	e g
83. L	BRCLR)	BCLR1	, BL >	# d	HAN	HNI.	×	×	Į.	-		4	1	Q A	ONV	ONV	•
_	BASETZ	BSET2	9CC	LSR	LSRA	LSAX	LSR	LSR		1	MM	ā	.	77	E		4
T	BRCLR2	BCLR2	90.5		-	-					BIT	BIT	EXT	72	I I	E .	۰ã
į .	10 BTB		J. J.	ROR	RORA	* HORX	ROR	ROR		<u></u>	¥QJ	LDA PIR	LDA L	V 01	δ, (Σ	§ S	₽
, e	3 B18	2 2 850	13 SEL	ACB BAR	ASBA	ASRX	ASB	ASB		TAX		STA	STA	STA	STA	STA	ءً^
\ \ \ \	BRCLN3		THE BET	BIO 29	¥.		1X1	¥		C C	EOB.	EO.	FOR	FOR	£08	EQ.	œŞ
æ §	BRSET4	8 SET4 2 95C	BHCC 2 REL 1	LSL 2 DIR	LSLA	LSLA	151 ×	5		INT ~	MMI 2	E .		7	١		•
	BRCLR4	BCLR4	BHCS	. ROL	ROLA	ROLX	, BOL	ROL		SEC	ADC *	ADC 5	XXXX	ZX ZX	3	<u>*</u>	· §
ā .	A BTB	BSETS	1 -	bEC DEC	DECA	DECX	DEC	DEC		. E	ORA	ORA	ORA 3 Ext	0RA 3 IX2	08.A 1x1	¥ o	4 0
oio o	10	258 5	4	Pia Pia	ž	ž.				SEI	ADD	ADO	ADD EXT	ADD K	, ADO	× 00 ×	вģ
100	3 878	3 950	~~	10		7	1	S.		RSP		dW.	- JAP	J. JAHP.	JAN	JAMP .	υ
ပန္	BRSET6 3 BTB	BSET6 2 BSC	BMC Z	N N N	YCA Y	Z - 4	, INC.	× 9	T	INH Z	9,0	PIR DIR	EXI	Z ES	ISI.	ASI,	٥
۵	BRCLR6	BCLR6	BMS	TST ,	TSTA	TSTX	7ST 2	1S7		J.	S BSF	PIO 7	ExT	2	××	1	ě.
<u>і</u>	BRSET7	BSET7	<u>_</u>								XQ1 2	LDX OB	Ext	ž Ž	ž Č	ž X	3
8 "	10 BTB	7	# # # # # # # # # # # # # # # # # # #	CLR	CLRA	CLRX	, C.	CLR *		TXA		STX 2 DIR	STX 3 EXT	STX x2	STX	STX X	L E
111	3 878			7	.	1		j									



Inherent	immediate	Direct	Extended	Relative	Bit Set/Clear	Bit Test and Branch	Indexed (No Offset)	Indexed, 1 Byte (8-Bit) Offset	Indexed, 2 Byte (16-Bit) Offset	
Ĭ	ž	Ë	EXT	HEL	BSC	8T8	×	ž	īX2	

the opcode byte. Instructions with extended addressing mode are capable of referencing arguments anywhere in memory with a single three-byte instruction.

RELATIVE

The relative addressing mode is only used in branch instructions. In relative addressing, the contents of the 8-bit signed byte (the offset) following the opcode is added to the PC if, and only if, the branch conditions are true. Otherwise, control proceeds to the next instruction. The span of relative addressing is from $\,$ - 126 to $\,$ + 129 from the opcode address.

INDEX. NO OFFSET

In the indexed, no offset addressing mode, the effective address of the argument is contained in the 8-bit index register. This addressing mode can access the first 256 memory locations. These instructions are only one byte long. This mode is often used to move a pointer through a table or to hold the address of a frequently referenced RAM or I/O location.

INDEXED, 8-BIT OFFSET

In the indexed, 8-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the unsigned byte following the opcode. The addressing mode is useful for selecting the Kth element in an n element table. With this two-byte instruction, K would typically be in X with the address of the beginning of the table in the instruction. As such, tables may begin anywhere within the first 256 addressable locations and could extend as far as location 510 (\$1FE is the last location at which the instruction may begin).

INDEXED, 16-BIT OFFSET

In the indexed, 16-bit offset addressing mode, the effective address is the sum of the contents of the unsigned 8-bit index register and the two unsigned bytes following the opcode. This addressing mode can be used in a manner similar to indexed, 8-bit offset except that this three-byte instruction allows tables to be anywhere in memory.

BIT SET/CLEAR

In the bit set/clear addressing mode, the bit to be set or cleared is part of the opcode. The byte following the opcode specifies the direct addressing of the byte to which the specified bit is to be set or cleared. Any read/write bit in the first 256 locations of memory, including I/O, can be selectively set or cleared with a single two-byte instruction.

CAUTION

The corresponding DDRs for ports A, B, and C are write only registers (registers at \$004, \$005, and \$006). A read operation on these registers always returns a "one". Since BSET and BCLR are read-modify-write functions, they cannot be used to set or clear a DDR bit (all "unaffected" bits would be set). It is recommended that all DDR bits in a port be written using a single-store instruction.

BIT TEST AND BRANCH

The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The bit to be tested, and its condition (set or clear), is included in the opcode. The address of the byte to be tested is in the single byte immediately following the opcode byte. The signed relative 8-bit offset in the third byte is added to the PC if the specified bit is set or cleared in the specified memory location. This single three-byte instruction allows the program to branch based on the condition of any readable bit in the first 256 locations of memory. The span of branching is from -125 to +130 from the opcode address. The state of the tested bit is also transferred to the carry bit of the condition code register.

INHERENT

In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. Operations specifying only the index register or accumulator as well as the control instruction with no other arguments are included in this mode. These instructions are one byte long.

FLECTRICAL SPECIFICATIONS

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to +7.0	V
Input Voltages EPROM Programming Voltage (Vpp Pin) TIMER Pin	V _{PP}	-0.3 to +22.0	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
Normal Mode Bootstrap Programming Mode All Others	V _{in} V _{in} V _{in}	-0.3 to +7.0 -0.3 to +15.0 -0.3 to +7.0	
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	Tstg	- 55 to + 150	°C
Junction Temperature	Tj	+ 150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. For proper operation it is recommended the Vin and Vout be constrained to the range VSS = (Vin or Vout) = VCC. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either VSS or VCC).

THERMAL CHARACTERISTICS

HIEMMAL OHNIBIOISTING			
Characteristic	Symbol	Value	Unit
Thermal Resistance	ΑLθ	60	°C/W

The average chip-junction temperature, T_J, in °C can be obtained from:

$$T_{\perp} = T_{\Delta} + (P_{D} \cdot \theta_{JA}) \tag{1}$$

where:

= Ambient Temperature, °C TΑ AL^{θ}

= Package Thermal Resistance, Junction-to-Ambient, °C/W

 P_{D}

 $P_D = P_{INT} + P_{I/O}$ $P_{INT} = |CC \times V_{CC}, Watts - Chip Internal Power$ $P_{I/O} = Power Dissipation on Input and Output$

Pins - User Determined

For most applications $P_{I/O}{<}P_{INT}$ and can be neglected. The following is an approximate relationship between

 P_D and T_J (if $P_{I/O}$ is neglected): $P_D = K \div (T_J + 273 \cdot C)$ Solving equations (1) and (2) for K gives: (2)

 $K = P_D \cdot (T_A + 273^{\circ}C) + \theta_{JA} \cdot P_D^2$ (3) where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring PD (at equilibrium) for a known TA. Using this value of K, the values of PD and TJ can be obtained by solving equations (1) and (2) iteratively for any value of TA.

PROGRAMMING OPERATION ELECTRICAL CHARACTERISTICS

(V_{CC} = 5.25 Vdc ± 0.5, V_{SS} = 0 Vdc, T_A = 20° to 30°C, unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Programming Voltage (Vpp Pin)	VPP	20.0	21.0	22.0	V
Vpp Supply Current Vpp = 5.25 V	lpp	_	_	8 30	mA
Vpp = 21.0 V Programming Oscillator Frequency	foscp	0.9	1.0	1.1	MHz
Bootstrap Programming Mode Voltage (TIMER Pin) 1 _{in} 100 µA Max	VIHTP	9.0	12.0	15.0	V

SWITCHING CHARACTERISTICS (V_{CC} $^-$ + 5.25 Vdc \pm 0.5 Vdc, V_{SS} $^-$ 0 Vdc, T_A \pm 0" to 70°C, unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
Oscillator Frequency Normal	fosc	0.4		4.2	MHz
Instruction Cycle Time (4 fosc)	t _{cyc}	0.950		10	
INT or Timer Pulse Width (see Interrupt section)	tWL, tWH	 		10	μ\$
RESET Pulse Width	tRWL	t _{cyc} + 250			ns
RESET Delay Time (External Cap = 1.0 μF)	¹BHL	100			ns
INT Zero Crossing Detection Input Frequency	fINT	0.03		1.0	ms
External Clock Duty Cycle (EXTAL)		40	50	60	kHz %

ELECTRICAL CHARACTERISTICS (VCC +5.25 Vdc + 0.5 Vdc, VSS = 0 Vdc, TA = 0 to 70 °C, unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	
Input High Voltage RESET (4.75 VCC 5.75) (VCC 4.75) INT (4.75 VCC 5.75)	VIH	4.0 V _{CC} 0.5	— —	v _{CC}	V
All Other		4.0 V _{CC} 0.5 2.0	**	Vcc Vcc Vcc	
Input High Voltage (TIMER Pin) Timer Mode Bootstrap Programming Mode	VIH	2.0 9.0	 12.0	V _{CC}	V
Input Low Voltage RESET INT All Other	V _{IL}	0.3 0.3 0.3	- H	0.8 1.5 0.8	V
Internal Power Dissipation (No Port Loading, V $_{CC}$ - 5.25 V, T $_{A}$ =0 C)	PINT	_	450	TBD	mW
Input Capacitance XTAL All Other	Cin	<u>-</u>	25 10		pF
NT Zero-Crossing Voltage, through a Capacitor	VINT	2.0	_	4.0	V _{acp-p}
RESET Hysteresis Voltage Out of Reset Voltage Into Reset Voltage	VIRES +	2.1 0.8	_	4.0 2.0	V
Programming Voltage (Vpp Pin) Programming EPROM Operating Mode	V _{PP} *	20.0 4.0	21.0 V _{CC}	22.0 5.75	٧
nput Current TIMER (V _{IN}) 0.4 V) INT (V _{In} 0.4 V) EXTAL (V _{IN} 2.4 V to V _{CC} Crystal Option) (V _{in} 0.4 V Crystal Option) RESET (V _{in} 0.8 V) (External Capacitor Changing Current)	lin			20 50 10 1600	μА

^{&#}x27;Vpp is pin 6 on the MC68705P5 and is connected to VCC in the normal operating mode. In the MC6805P2, pin 6 is NUM and is connected to V_{SS} in the normal operating mode. The user must allow for this difference when emulating the MC6805P2 ROM-

^{**}Due to internal biasing, this input (when not used) floats to approximately 2.0 V.

PORT ELECTRICAL CHARACTERISTICS ($V_{CC} = +5.25 \text{ Vdc}, \pm 0.5 \text{ Vdc}, V_{SS} = 0 \text{ Vdc}, T_A = 0^{\circ} \text{ to } 70^{\circ}\text{C},$ unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
	Port A				
Output Low Voltage, I _{Load} = 1.6 mA	VOL			0.4	V
Output High Voltage, I _{Load} = -100 μA	∨он	2.4			V
Output High Voltage, I _{Load} = -10 μA	VOH	Vcc 1.0			V
Input High Voltage, I _{Load} = -300 μA (Max)	VIH	2.0		V _{CC} + 0.7	V
Input Low Voltage, I _{Load} = -500 μA (Max)	VIL	VSS		0.8	V
Hi-Z State Input Current (Vin = 2.0 V to VCC)	ЯН			300	μΑ
Hi-Z State Input Current (Vin = 0.4 V)	İIL			500	μA
	Port B				
Output Low Voltage, ILoad = 3.2 mA	(V _O L			0.4	V
Output Low Voltage, ILoad - 10 mA (Sink)	VOL			1.0	V
Output High Voltage, I _{Load} = - 200 μA	Voн	2.4			V
Darlington Current Drive (Source), VO 1.5 V	10н	1.0			mA
Input High Voltage	VIH	2.0		V _{CC} ·07	٧
Input Low Voltage	V _I L	Vss		0.8	. V
Hi-Z State Input Current	^I TSI		. 2	20	μА
	Port C				
Output Low Voltage, I _{Load} = 1.6 mA	VOL			0.4	V
Output High Voltage, ILoad 100 μA	Voн	2.4	<u> </u>	į ·	ļ v
Input High Voltage	VIH	2.0	! 	↓ VCC 07	٧.
Input Low Voltage	VIL	Vss		0.8	į V
Hi-Z State Input Current	TSI	_	2	20	т на




Figure 10. TTL Equivalent Test Load (Port B) Figure 11. CMOS Equivalent Test Load (Port A) Figure 12. TTL Equivalent Test Load (Ports A and C)




Figure 13. Power and Reset Timing




Figure 14. Port A Logic Diagram




Figure 15. Port B and C Logic Diagram




Figure 16. Typical Input Protection

Figure 17. I/O Characteristic Measurement Circuit

ORDERING INFORMATION

The following table provides generic information pertaining to the package type, temperature, and MC order numbers for the MC68705P5.

Table 3. Generic Information

Package Type	Internal Clock Frequency (MHz)	Temperature	Order Number
Cerdip (S Suffix)	1.0	0° to 70°C	MC68705P5S
Cerdip (S Suffix)	1.0	- 40° to 85°C	MC68705P5CS

2

MC68705P5

MECHANICAL DATA

PIN ASSIGNMENTS

