


**DESCRIPTION:**

The DPS8256P8-25, -35, -45, -55 is a high speed 256K x 8 Static Random Access Memory (SRAM) module constructed on an epoxy laminate substrate using eight 256K x 1 CMOS RAM's in plastic surface mount packages. The DPS8256P8 features separate data inputs and outputs and is intended for use in applications where high speed is required and board space is of prime concern.




**4**

**FEATURES:**


- Fast Access Times:  
 DPS8256P8-25 - 25ns (max.)  
 DPS8256P8-35 - 35ns (max.)  
 DPS8256P8-45 - 45ns (max.)  
 DPS8256P8-55 - 55ns (max.)
- Fully Static Operation; No Clock or Refresh Required
- Low Operating Power 6.2 watts (Typical)
- Single +5V Power Supply, ±10% Tolerance
- TTL Compatible
- Separate Data Input and Output
- On Board Decoupling Capacitors
- Space Efficient 44-Pin ZIP Design

PIN NAMES	
A0-A17	Address Inputs
DI0-DI7	Data In
DO0-DO7	Data Out
$\overline{CE}$	Chip Enable
$\overline{WE}$	Write Enable
VDD	Power (+5V)
VSS	Ground

**FUNCTIONAL BLOCK DIAGRAM**



**PIN-OUT DIAGRAM**



RECOMMENDED OPERATING RANGE <sup>1</sup>					
Symbol	Characteristic	Min.	Typ.	Max.	Unit
V <sub>DD</sub>	Supply Voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	Input HIGH Voltage	2.2		V <sub>DD</sub> +0.3	V
V <sub>IL</sub>	Input LOW Voltage	-0.5 <sup>2</sup>		0.8	V
T <sub>A</sub>	Temperature Range	0		70	°C

ABSOLUTE MAXIMUM RATINGS <sup>3</sup>			
Symbol	Parameter	Value	Unit
T <sub>STC</sub>	Storage Temperature	-65 to +150	°C
T <sub>BIAS</sub>	Temperature Under Bias	-10 to +85	°C
V <sub>DD</sub>	Supply Voltage <sup>1</sup>	-0.5 to +7.0	V
V <sub>I/O</sub>	Input/Output Voltage <sup>1</sup>	-0.5 to V <sub>DD</sub> + 0.5	V

TRUTH TABLE				
Mode	CE	WE	Output	Supply Current
Not Selected	H	X	HIGH-Z	Standby
Read	L	H	D <sub>OUT</sub>	Active
Write	L	L	D <sub>IN</sub>	Active

L = LOW                      H = HIGH                      X = Don't Care


CAPACITANCE <sup>4</sup> : T <sub>A</sub> = 25°C, F = 1.0MHz				
Symbol	Parameter	Max.	Unit	Condition
C <sub>CE</sub>	Chip Enable	90	pF	V <sub>IN</sub> = 0V
C <sub>ADR</sub>	Address Input	90		
C <sub>WE</sub>	Write Enable	90		
C <sub>DI</sub>	Data Input	35		
C <sub>DO</sub>	Data Output	35		

AC TEST CONDITIONS	
Input Pulse Levels	0V to 3.0V
Input Pulse Rise and Fall Times	5ns*
Input Timing Reference Levels	1.5V

\* Transition between 0.8V and 2.2V.

Output Load		
Load	C <sub>L</sub>	Parameters Measured
1	30 pF	except t <sub>CLZ</sub> , t <sub>CHZ</sub> , t <sub>WHZ</sub> , and t <sub>WLZ</sub>
2	5 pF	t <sub>CLZ</sub> , t <sub>CHZ</sub> , t <sub>WHZ</sub> , and t <sub>WLZ</sub>

**Figure 1. Output Load**  
\*\* Including Probe and Jig Capacitance.






DC OPERATING CHARACTERISTICS: Over operating ranges					
Symbol	Characteristics	Test Conditions	Commercial		Unit
			Min.	Max.	
I <sub>IN</sub>	Input Leakage Current	V <sub>IN</sub> = 0V to V <sub>DD</sub>	-40	-40	μA
I <sub>OUT</sub>	Output Leakage Current	V <sub>I/O</sub> = 0V to V <sub>DD</sub> , CE or OE = V <sub>IH</sub> , or WE = V <sub>IL</sub>	-10	10	μA
I <sub>CC1</sub>	Active Supply Current	CE = V <sub>IL</sub> , V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , I <sub>OUT</sub> = 0mA		800	mA
I <sub>CC2</sub>	Operating Supply Current	Cycle = min., Duty = 100% I <sub>OUT</sub> = 0mA		1120	mA
I <sub>SB1</sub>	Full Standby Supply Current	V <sub>IN</sub> ≤ 0.2V or V <sub>IN</sub> ≥ V <sub>DD</sub> - 0.2V CE ≥ V <sub>DD</sub> - 0.2V		80	mA
I <sub>SB2</sub>	Standby Supply	CE = V <sub>IH</sub> , V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>		240	mA
V <sub>OL</sub>	Output Low Voltage	I <sub>OUT</sub> = 8.0mA		0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OUT</sub> = -4.0mA	2.4		V


AC OPERATING CONDITIONS AND CHARACTERISTICS - READ CYCLE: Over operating ranges											
No.	Symbol	Parameter	-25		-35		-45		-55		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	t <sub>RC</sub>	Read Cycle Time	25		35		45		55		ns
2	t <sub>AA</sub>	Address Access Time (See Figure 1)		25		35		45		55	ns
3	t <sub>CO</sub>	Chip Enable to Output Valid (See Figure 1)		25		35		45		55	ns
4	t <sub>OH</sub>	Output Hold from Address Change	5		10		10		10		ns
5	t <sub>CLZ</sub>	Chip Enable to Output in LOW-Z <sup>4, 5</sup>	10		10		10		10		ns
6	t <sub>CHZ</sub>	Chip Enable to Output in HIGH-Z <sup>4, 5</sup>	0	15	0	20	0	25	0	30	ns
7	t <sub>AS</sub>	Address Set-up Time***	0		0		0		0		ns

AC OPERATING CONDITIONS AND CHARACTERISTICS - WRITE CYCLE: Over operating ranges											
No.	Symbol	Parameter	-25		-35		-45		-55		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
8	t <sub>WC</sub>	Write Cycle Time	25		35		45		55		ns
9	t <sub>AW</sub>	Address Valid to End of Write	20		30		40		50		ns
10	t <sub>CW</sub>	Chip Enable to End of Write	20		30		40		50		ns
11	t <sub>DW</sub>	Data Valid to End of Write	20		20		30		30		ns
12	t <sub>DH</sub>	Data Hold Time	0		0		0		0		ns
13	t <sub>WP</sub>	Write Pulse Width	20		30		40		40		ns
14	t <sub>AH</sub>	Address Hold Time	0		0		0		0		ns
15	t <sub>WHZ</sub>	Write Enable to Output in HIGH-Z <sup>4, 5</sup>	0	15	0	20	0	25	0	25	ns
16	t <sub>WLZ</sub>	Write Enable to Output in LOW-Z <sup>4, 5</sup>	5		5		5		5		ns

\*\*\* Valid for both Read and Write Cycles.








**NOTES:**


1. All voltages are with respect to  $V_{SS}$ .
2. -2.0V min. for pulse width less than 20ns ( $V_{IL}$  min. = -0.5V at DC level).
3. Stresses greater than those under **ABSOLUTE MAXIMUM RATINGS** may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
4. This parameter is guaranteed and not 100% tested.
5. Transition is measured at the point of  $\pm 500mV$  from steady state voltage, with specified load shown in Figure 1.



## ORDERING INFORMATION

<u>DP</u>	<u>S8256P8</u>	<u>- XX</u>	<u>X</u>			
<u>PREFIX</u>	<u>DEVICE TYPE</u>	<u>SPEED</u>	<u>GRADE</u>			
				C	COMMERCIAL	0°C to +70°C
		25		25	25ns	
		35		35	35ns	
		45		45	45ns	
		55		55	55ns	
				256K X 8 CMOS SRAM 44 PIN ZIP MODULE		

## MECHANICAL DIAGRAM



### Dense-Pac Microsystems, Inc.

7321 Lincoln Way • Garden Grove, California 92641-1428  
 (714) 898-0007 • (800) 642-4477 (Outside CA) • FAX: (714) 897-1772