### 2.5V 1M × 32/36 pipelined burst synchronous SRAM


#### **Features**

- Organization: 1,048,576 words  $\times$  32 or 36 bits
- Fast clock speeds to 200 MHz in LVTTL/LVCMOS
- Fast clock to data access: 3.1/3.4/3.8 ns
- Fast  $\overline{OE}$  access time: 3.1/3.4/3.8 ns
- Fully synchronous register-to-register operation
- · Single register flow-through mode
- Single-cycle deselect
  - Dual-cycle deselect also available (AS7C252MPFD18A, AS7C251MPFD32A/AS7C251MPFD36A)
- · Asynchronous output enable control
- Available in 100-pin TQFP and 165-ball BGA packages
- · Individual byte write and global write
- · Multiple chip enables for easy expansion

- 2.5V core power supply
- · Linear or interleaved burst control
- Snooze mode for reduced power-standby
- · Common data inputs and data outputs
- Boundary scan using IEEE 1149.1 JTAG function
- NTD<sup>TM1</sup> pipelined architecture available (AS7C252MNTD18A, AS7C251MNTD32A/ AS7C251MNTD36A)

1 NTD<sup>TM</sup> is a trademark of Alliance Semiconductor Corporation. All trademarks mentioned in this document are the property of their respective owners.

# Logic block diagram




### **Selection guide**

	-200	-167	-133	Units
Minimum cycle time	5	6	7.5	ns
Maximum clock frequency	200	167	133	MHz
Maximum pipelined clock access time	3.1	3.4	3.8	ns
Maximum operating current	400	350	325	mA
Maximum standby current	120	110	100	mA
Maximum CMOS standby current (DC)	70	70	70	mA



### Pin and ball assignment

### 100-pin TQFP - top view



Note: For pins 1, 30, 51, and 80, NC applies to the x32 configuration. DQPn applies to the x36 configuration.



# Ball assignment for 165-ball BGA for 1M x 36

	1	2	3	4	5	6	7	8	9	10	11
A	NC	A	CE0	BWc	BWb	CE2	BWE	ADSC	ĀDV	A	NC
В	NC	A	CE1	BWd	BWa	CLK	GWE	ŌĒ	ADSP	A	NC
C	DQPc	NC	$V_{\mathrm{DDQ}}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	DQPb
D	DQc	DQc	$V_{\mathrm{DDQ}}$	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	$V_{SS}$	$V_{\mathrm{DD}}$	V <sub>DDQ</sub>	DQb	DQb
E	DQc	DQc	$V_{\mathrm{DDQ}}$	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	$V_{SS}$	$V_{\mathrm{DD}}$	V <sub>DDQ</sub>	DQb	DQb
F	DQc	DQc	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	$V_{SS}$	V <sub>DD</sub>	V <sub>DDQ</sub>	DQb	DQb
G	DQc	DQc	V <sub>DDQ</sub>	$V_{\mathrm{DD}}$	V <sub>SS</sub>	V <sub>SS</sub>	$V_{SS}$	$V_{\mathrm{DD}}$	V <sub>DDQ</sub>	DQb	DQb
Н	FT	$V_{SS}$	NC	$V_{\mathrm{DD}}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	NC	NC	ZZ
J	DQd	DQd	V <sub>DDQ</sub>	V <sub>DD</sub>	Vss	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQa	DQa
K	DQd	DQd	V <sub>DDQ</sub>	V <sub>DD</sub>	Vss	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQa	DQa
L	DQd	DQd	V <sub>DDQ</sub>	V <sub>DD</sub>	Vss	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQa	DQa
M	DQd	DQd	V <sub>DDQ</sub>	V <sub>DD</sub>	Vss	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQa	DQa
N	DQPd	NC	V <sub>DDQ</sub>	V <sub>SS</sub>	NC	A	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	DQPa
P	NC	NC	A	A	TDI	A1 <sup>1</sup>	TDO	A	A	A	A
R	LBO	A	A	A	TMS	A0 <sup>1</sup>	TCK	A	A	A	A

<sup>1</sup> A0 and A1 are the two least significant bits (LSB) of the address field and set the internal burst counter if burst is desired.



#### **Functional description**

The AS7C251MPFS32A/36A is a high-performance CMOS 32-Mbit synchronous Static Random Access Memory (SRAM) device organized as 1,048,576 words x 32/36. It incorporates a two-stage register-register pipeline for highest frequency on any given technology.

Fast cycle times of 5/6/7.5 ns with clock access times (t<sub>CD</sub>) of 3.1/3.4/3.8 ns enable 200,167and 133MHz bus frequencies. Three chip enable ( $\overline{\text{CE}}$ ) inputs permit easy memory expansion. Burst operation is initiated in one of two ways: the controller address strobe ( $\overline{\text{ADSC}}$ ), or the processor address strobe ( $\overline{\text{ADSP}}$ ). The burst advance pin ( $\overline{\text{ADV}}$ ) allows subsequent internally generated burst addresses.

Read cycles are initiated with  $\overline{ADSP}$  (regardless of  $\overline{WE}$  and  $\overline{ADSC}$ ) using the new external address clocked into the on-chip address register when  $\overline{ADSP}$  is sampled low, the chip enables are sampled active, and the output buffer is enabled with  $\overline{OE}$ . In a read operation, the data accessed by the current address registered in the address registers by the positive edge of CLK are carried to the data-out registers and driven on the output pins on the next positive edge of CLK.  $\overline{ADV}$  is ignored on the clock edge that samples  $\overline{ADSP}$  asserted, but is sampled on all subsequent clock edges. Address is incremented internally for the next access of the burst when  $\overline{ADV}$  is sampled low and both address strobes are high. Burst mode is selectable with the  $\overline{LBO}$  input. With  $\overline{LBO}$  unconnected or driven high, burst operations use an interleaved count sequence. With  $\overline{LBO}$  driven low, the device uses a linear count sequence.

Write cycles are performed by disabling the output buffers with  $\overline{OE}$  and asserting a write command. A global write enable  $\overline{GWE}$  writes all 32/36 bits regardless of the state of individual  $\overline{BW[a:d]}$  inputs. Alternately, when  $\overline{GWE}$  is high, one or more bytes may be written by asserting  $\overline{BWE}$  and the appropriate individual byte  $\overline{BWn}$  signals.

 $\overline{BWn}$  is ignored on the clock edge that samples  $\overline{ADSP}$  low, but it is sampled on all subsequent clock edges. Output buffers are disabled when  $\overline{BWn}$  is sampled LOW regardless of  $\overline{OE}$ . Data is clocked into the data input register when  $\overline{BWn}$  is sampled low. Address is incremented internally to the next burst address if  $\overline{BWn}$  and  $\overline{ADV}$  are sampled low. This device operates in single-cycle deselect feature during read cycles.

Read or write cycles may also be initiated with  $\overline{ADSC}$  instead of  $\overline{ADSP}$ . The differences between cycles initiated with  $\overline{ADSC}$  and  $\overline{ADSP}$  follow.

 $\overline{ADSP}$  must be sampled high when  $\overline{ADSC}$  is sampled low to initiate a cycle with  $\overline{ADSC}$ .

 $\overline{\text{WE}}$  signals are sampled on the clock edge that samples  $\overline{\text{ADSC}}$  low (and  $\overline{\text{ADSP}}$  high).

Master chip enable  $\overline{CE0}$  blocks  $\overline{ADSP}$ , but not  $\overline{ADSC}$ .

The AS7C251MPFS32A/36A family operates from a core 2.5V power supply. These devices are available in a 100-pin TQFP and 165-ball BGA packages.

#### **TQFP** and **BGA** capacitance

Parameter	Symbol	Test conditions	Min	Max	Unit
Input capacitance	$C_{IN}$	$V_{IN} = 0V$	-	5	pF
I/O capacitance	C <sub>I/O</sub>	$V_{OUT} = 0V$	-	7	pF

#### **TQFP** and **BGA** thermal resistance

Description	Conditions		Symbol	Typical	Units
Thermal resistance	Test conditions follow standard test methods	1–layer	$\theta_{\mathrm{JA}}$	40	°C/W
(junction to ambient) <sup>1</sup>	and procedures for measuring thermal	4–layer	$\theta_{\mathrm{JA}}$	22	°C/W
Thermal resistance (junction to top of case) <sup>1</sup>	impedance, per EIA/JESD51		$\theta_{ m JC}$	8	°C/W

<sup>1</sup> This parameter is sampled



## **Signal descriptions**

Pin	I/O	Properties	Description
CLK	I	CLOCK	Clock. All inputs except $\overline{OE}$ , $\overline{FT}$ , ZZ, and $\overline{LBO}$ are synchronous to this clock.
A,A0,A1	I	SYNC	Address. Sampled when all chip enables are active and when $\overline{ADSC}$ or $\overline{ADSP}$ are asserted.
DQ[a,b,c,d]	I/O	SYNC	Data. Driven as output when the chip is enabled and when $\overline{OE}$ is active.
CE0	I	SYNC	Master chip enable. Sampled on clock edges when $\overline{ADSP}$ or $\overline{ADSC}$ is active. When $\overline{CE0}$ is inactive, $\overline{ADSP}$ is blocked. Refer to the "Synchronous truth table" for more information.
CE1, CE2	I	SYNC	Synchronous chip enables, active high, and active low, respectively. Sampled on clock edges when ADSC is active or when CEO and ADSP are active.
ADSP	I	SYNC	Address strobe processor. Asserted low to load a new address or to enter standby mode.
ADSC	I	SYNC	Address strobe controller. Asserted low to load a new address or to enter standby mode.
ADV	I	SYNC	Advance. Asserted low to continue burst read/write.
GWE	I	SYNC	Global write enable. Asserted low to write all 32/36 and 18 bits. When high, BWE and BW[a:d] control write enable.
BWE	I	SYNC	Byte write enable. Asserted low with $\overline{\text{GWE}}$ high to enable effect of $\overline{\text{BW}[a:d]}$ inputs.
BW[a,b,c,d]	I	SYNC	Write enables. Used to control write of individual bytes when $\overline{GWE}$ is high and $\overline{BWE}$ is low. If any of $\overline{BW[a:d]}$ is active with $\overline{GWE}$ high and $\overline{BWE}$ low, the cycle is a write cycle. If all $\overline{BW[a:d]}$ are inactive, the cycle is a read cycle.
ŌĒ	I	ASYNC	Asynchronous output enable. I/O pins are driven when $\overline{OE}$ is active and chip is in read mode.
LBO	I	STATIC	Selects Burst mode. When tied to $V_{DD}$ or left floating, device follows interleaved Burst order. When driven Low, device follows linear Burst order. <i>This signal is internally pulled High</i> .
TDO	О	SYNC	Serial data-out to the JTAG circuit. Delivers data on the negative edge of TCK (BGA only).
TDI	I	SYNC	Serial data-in to the JTAG circuit. Sampled on the rising edge of TCK (BGA only).
TMS	I	SYNC	This pin controls the Test Access Port state machine. Sampled on the rising edge of TCK (BGA only).
TCK	I	Test Clock	Test Clock. All inputs are sampled on the rising edge of TCK. All outputs are driven from the falling edge of TCK.
FT	I	STATIC	Selects Pipeline or Flow-through mode. When tied to $V_{\rm DD}$ or left floating, enables Pipeline mode. When driven Low, enables single register Flow-through mode. <i>This signal is internally pulled High</i> .
ZZ	I	ASYNC	Snooze. Places device in low power mode; data is retained. Connect to GND if unused.
NC	-	-	No connects

# Write enable truth table (per byte)

Function	GWE	BWE	BWa	BWb	BWc	BWd
Write All Bytes	L	X	X	X	X	X
write All Bytes	Н	L	L	L	L	L
Write Byte a	Н	L	L	Н	Н	Н
Write Byte c and d	Н	L	Н	Н	L	L
Read	Н	Н	X	X	X	X
Reau	Н	L	Н	Н	Н	Н

**Key:** X = don't care, L = low, H = high, n = a, b, c, d;  $\overline{BWE}$ ,  $\overline{BWn} = internal write signal$ .



### **Burst sequence table**

Inter	rleaved bu	rst address	8		Linear burst address					
	A1 A0	A1 A0	A1 A0	A1 A0		A1 A0	A1 A0	A1 A0	A1 A0	
Starting Address	0 0	0 1	1 0	1 1	Starting Address	0 0	0 1	1 0	1 1	
First Increment	0 1	0.0	1 1	1 0	First Increment	0 1	1 0	1 1	0 0	
Second Increment	1 0	1 1	0 0	0 1	Second Increment	1 0	1 1	0 0	0 1	
Third Increment	1 1	1 0	0 1	0 0	Third Increment	1 1	1 0	0 1	1 0	

### Synchronous truth table

CE0 <sup>1</sup>	CE1	CE2	ADSP	ADSC	ADV	WRITE <sup>[2]</sup>	<del>OE</del>	Address accessed	CLK	Operation	DQ
Н	X	X	X	L	X	X	X	NA	L to H	Deselect	Hi–Z
L	L	X	L	X	X	X	X	NA	L to H	Deselect	Hi–Z
L	L	X	Н	L	X	X	X	NA	L to H	Deselect	Hi–Z
L	X	Н	L	X	X	X	X	NA	L to H	Deselect	Hi–Z
L	X	Н	Н	L	X	X	X	NA	L to H	Deselect	Hi–Z
L	Н	L	L	X	X	X	L	External	L to H	Begin read	Q
L	Н	L	L	X	X	X	Н	External	L to H	Begin read	Hi–Z
L	Н	L	Н	L	X	Н	L	External	L to H	Begin read	Q
L	Н	L	Н	L	X	Н	Н	External	L to H	Begin read	Hi–Z
X	X	X	Н	Н	L	Н	L	Next	L to H	Continue read	Q
X	X	X	Н	Н	L	Н	Н	Next	L to H	Continue read	Hi–Z
X	X	X	Н	Н	Н	Н	L	Current	L to H	Suspend read	Q
X	X	X	Н	Н	Н	Н	Н	Current	L to H	Suspend read	Hi–Z
Н	X	X	X	Н	L	Н	L	Next	L to H	Continue read	Q
Н	X	X	X	Н	L	Н	Н	Next	L to H	Continue read	Hi–Z
Н	X	X	X	Н	Н	Н	L	Current	L to H	Suspend read	Q
Н	X	X	X	Н	Н	Н	Н	Current	L to H	Suspend read	Hi–Z
L	Н	L	Н	L	X	L	X	External	L to H	Begin write	$D^3$
X	X	X	Н	Н	L	L	X	Next	L to H	Continue write	D
Н	X	X	X	Н	L	L	X	Next	L to H	Continue write	D
X	X	X	Н	Н	Н	L	X	Current	L to H	Suspend write	D
Н	X	X	X	Н	Н	L	X	Current	L to H	Suspend write	D

<sup>1</sup> X = don't care, L = low, H = high

<sup>2</sup> For  $\overline{WRITE}$ , L means any one or more byte write enable signals ( $\overline{BWa}$ ,  $\overline{BWb}$ ,  $\overline{BWc}$  or  $\overline{BWd}$ ) and  $\overline{BWE}$  are LOW or  $\overline{GWE}$  is LOW.  $\overline{WRITE}$  = HIGH for all  $\overline{BWx}$ ,  $\overline{BWE}$ ,  $\overline{GWE}$  HIGH. See "Write enable truth table (per byte)," on page 5 for more information.

<sup>3</sup> For write operation following a READ,  $\overline{OE}$  must be high before the input data set up time and held high throughout the input hold time



### **Absolute maximum ratings**

Parameter	Symbol	Min	Max	Unit
Power supply voltage relative to GND	V <sub>DD</sub> , V <sub>DDQ</sub>	-0.3	+3.6	V
Input voltage relative to GND (input pins)	V <sub>IN</sub>	-0.3	$V_{DD} + 0.3$	V
Input voltage relative to GND (I/O pins)	V <sub>IN</sub>	-0.3	$V_{\rm DDQ} + 0.3$	V
Power dissipation	$P_d$	_	1.8	W
Short circuit output current	I <sub>OUT</sub>	_	20	mA
Storage temperature (TQFP)	T <sub>stg</sub> (TQFP)	-65	+150	°C
Storage temperature (BGA)	T <sub>stg</sub> (BGA)	-65	+125	°С
Temperature under bias	T <sub>bias</sub>	-65	+135	°С

Stresses greater than those listed under "Absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect reliability.

### **Recommended operating conditions**

Parameter	Symbol	Min	Nominal	Max	Unit
Supply voltage for inputs	V <sub>DD</sub>	2.375	2.5	2.625	V
Supply voltage for I/O	$V_{\mathrm{DDQ}}$	2.375	2.5	2.625	V
Ground supply	Vss	0	0	0	V



### **DC** electrical characteristics

Parameter	Sym	Conditions	Min	Max	Unit
Input leakage current	$ I_{LI} $	$V_{DD} = Max, OV \le V_{IN} \le V_{DD}$	-2	2	μΑ
Output leakage current	$ I_{LO} $	$OE \ge V_{IH}, V_{DD} = Max, OV \le V_{OUT} \le V_{DDQ}$	-2	2	μΑ
Input high (logic 1) voltage	V	Address and control pins	1.7	$V_{\rm DD} + 0.3$	V
	$V_{IH}$	I/O pins	1.7	V <sub>DDQ</sub> +0.3	V
Input low (logic 0) voltage	$V_{\rm IL}$	Address and control pins	-0.3*	0.7	V
input low (logic o) voltage		I/O pins	-0.3*	0.7	V
Output high voltage	$V_{OH}$	$I_{OH} = -4 \text{ mA}, V_{DDQ} = 2.375 \text{ V}$	1.7	-	V
Output low voltage	V <sub>OL</sub>	$I_{OL} = 8 \text{ mA}, V_{DDQ} = 2.625 \text{V}$	-	0.7	V

 $<sup>^*</sup>V_{IL}$  min = -1.5 for pulse width less than 0.2 X t<sub>CYC</sub>

## $\boldsymbol{I_{DD}}$ operating conditions and maximum limits

Parameter	Sym	Conditions	-200	-167	-133	Unit
Operating power supply current <sup>1</sup> (pipelined mode)	$I_{CC}$	$\overline{\text{CE0}} = \text{V}_{\text{IL}}, \text{CE1} = \text{V}_{\text{IH}}, \overline{\text{CE2}} = \text{V}_{\text{IL}}, \text{f} = \text{f}_{\text{Max}}, \text{I}_{\text{OUT}}$		350	325	mA
Operating power supply current <sup>1</sup> (flow-through mode)	I <sub>CC</sub> (FT)	= 0  mA	325	280	260	mA
	$I_{SB}$	Deselected, $f = f_{Max}$ , $ZZ \le V_{IL}$	120	110	100	
Standby power supply current	$I_{SB1}$	Deselected, $f = 0$ , $ZZ \le 0.2V$ , all $V_{IN} \le 0.2V$ or $\ge V_{DD} - 0.2V$	70	70	70	mA
	$I_{\mathrm{SB2}}$	Deselected, $f = f_{Max}$ , $ZZ \ge V_{DD} - 0.2V$ , all $V_{IN} \le V_{IL}$ or $\ge V_{IH}$	60	60	60	

<sup>1</sup>  $I_{\mbox{\footnotesize{CC}}}$  given with no output loading.  $I_{\mbox{\footnotesize{CC}}}$  increases with faster cycle times and greater output loading.



# Timing characteristics over operating range

		-2	00	-1	67	-133			
Parameter	Sym	Min	Max	Min	Max	Min	Max	Unit	Notes <sup>1</sup>
Clock frequency	f <sub>Max</sub>	_	200	_	167	_	133	MHz	
Cycle time (pipelined mode)	t <sub>CYC</sub>	5	_	6	_	7.5	-	ns	
Cycle time (flow-through mode)	t <sub>CYCF</sub>	7.5	-	8.5	_	12	-	ns	
Clock access time (pipelined mode)	$t_{CD}$	-	3.1	_	3.4	_	3.8	ns	
Clock access time (flow-through mode)	t <sub>CDF</sub>	_	6.5	-	7.5	_	10	ns	
Output enable low to data valid	t <sub>OE</sub>	_	3.1	_	3.4	_	3.8	ns	
Clock high to output low Z	$t_{LZC}$	0	-	0	_	0	-	ns	2,3,4
Data output invalid from clock high (pipelined mode)	t <sub>OH</sub>	1.5	-	1.5	-	1.5	-	ns	2
Data Output invalid from clock high (flow-through mode)	t <sub>OHF</sub>	3.0	-	3.0	-	3.0	-	ns	2
Output enable low to output low Z	$t_{LZOE}$	0	-	0	_	0	_	ns	2,3,4
Output enable high to output high Z	t <sub>HZOE</sub>	_	3.0	-	3.4	_	3.8	ns	2,3,4
Clock high to output high Z	t <sub>HZC</sub>	_	3.0	-	3.4	_	3.8	ns	2,3,4
Output enable high to invalid output	t <sub>OHOE</sub>	0	-	0	_	0	-	ns	
Clock high pulse width	t <sub>CH</sub>	2.0	-	2.4	_	2.4	-	ns	5
Clock low pulse width	$t_{\rm CL}$	2.0	_	2.3	_	2.4	-	ns	5
Address setup to clock high	t <sub>AS</sub>	1.4	_	1.5	_	1.5	-	ns	6
Data setup to clock high	$t_{DS}$	1.4	-	1.5	_	1.5	-	ns	6
Write setup to clock high	$t_{WS}$	1.4	_	1.5	_	1.5	-	ns	6,7
Chip select setup to clock high	t <sub>CSS</sub>	1.4	_	1.5	_	1.5	-	ns	6,8
Address hold from clock high	$t_{AH}$	0.4	_	0.5	_	0.5	_	ns	6
Data hold from clock high	t <sub>DH</sub>	0.4	_	0.5	_	0.5	_	ns	6
Write hold from clock high	$t_{ m WH}$	0.4	_	0.5	_	0.5	_	ns	6,7
Chip select hold from clock high	t <sub>CSH</sub>	0.4	_	0.5	_	0.5	-	ns	6,8
ADV setup to clock high	t <sub>ADVS</sub>	1.4	_	1.5	_	1.5	-	ns	6
ADSP setup to clock high	t <sub>ADSPS</sub>	1.4	_	1.5	_	1.5	_	ns	6
ADSC setup to clock high	t <sub>ADSCS</sub>	1.4	_	1.5	_	1.5	_	ns	6
ADV hold from clock high	t <sub>ADVH</sub>	0.4	_	0.5	_	0.5	_	ns	6
ADSP hold from clock high	t <sub>ADSPH</sub>	0.4	_	0.5	_	0.5	_	ns	6
ADSC hold from clock high	t <sub>ADSCH</sub>	0.4	_	0.5	_	0.5	_	ns	6

1 See "Notes" on page 20.



#### **IEEE 1149.1 serial boundary scan (JTAG)**

The SRAM incorporates a serial boundary scan test access port (TAP). The port operates in accordance with IEEE Standard 1149.1-1990. The SRAM contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.


### Disabling the JTAG feature

If the JTAG function is not being implemented, TCK should be grounded to avoid mid-level input. At power-up, the device will come up in a reset state which will not interfere with the operation of the device.

### TAP controller state diagram

### TEST-LOGIC RESET 0 SELECT SELECT RUN-TEST/ IDLE DR-SCAN IR-SCAN 0 0 CAPTURE-DR CAPTURE-IR 0 0 SHIFT-IR SHIFT-DR EXIT1-IR EXIT1-DR 0 PAUSE-IR PAUSE-DR EXIT2-DR EXIT2-IR UPDATE-DR UPDATE-IR

#### TAP controller block diagram



Note: The 0 or 1 next to each state represents the value of TMS at the rising edge of TCK.

# Test access port (TAP)

#### Test clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

#### Test mode select (TMS)

The TAP controller receives commands from TMS input. It is sampled on the rising edge of TCK. You can leave this pin/ball unconnected if the TAP is not used. The pin/ball is pulled up internally, resulting in a logic high level.



#### Test data-in (TDI)

The TDI pin/ball serially inputs information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see the TAP Controller State Diagram. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register.

#### **Test data-out (TDO)**

The TDO output pin/ball serially clocks data-out from the registers. The output is active depending upon the current state of the TAP state machine. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register. (See the TAP Controller State Diagram.)

### **Performing a TAP RESET**

You can perform a RESET by forcing TMS high  $(V_{DD})$  for five rising edges of TCK. This RESET does not affect the operation of the SRAM and can be performed while the SRAM is operating.

At power-up, the TAP is reset internally to ensure that TDO comes up in a high-Z state.

## **TAP** registers

Registers are connected between the TDI and TDO pins/balls. They allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI pin/ball on the rising edge of TCK. Data is output on the TDO pin/ball on the falling edge of TCK.

#### **Instruction register**

You can serially load three-bit instructions into the instruction register. The register is loaded when it is placed between the TDI and TDO pins/balls as shown in the TAP Controller Block Diagram. The instruction register is loaded with the IDCODE instruction at power up and also if the controller is placed in a reset state, as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board-level series test data path.

### **Bypass register**

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO pins/balls. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set low (Vss) when the BYPASS instruction is executed.

#### **Boundary scan register**

The boundary scan register is connected to all the input and bidirectional pins/balls on the SRAM. The chip has a 76-bit-long register.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO pins/balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD, and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The boundary scan order table shows the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The most significant bit (MSB) of the register is connected to TDI, and the least significant bit (LSB) is connected to TDO.

#### **Identification (ID) register**

The ID register has a vendor code and other information described in the Identification Register Definitions table. The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in



the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state.

#### TAP instruction set

Eight different instructions are possible with the 3-bit instruction register. All combinations are listed in the Instruction Codes table. One of these instructions is reserved and should not be used.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO pins/balls. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

#### **EXTEST**

EXTEST is a mandatory 1149.1 instruction which is to be executed whenever the instruction register is loaded with all 0s. EXTEST is not implemented in this SRAM TAP controller, and therefore this device is not compliant to 1149.1.

The TAP controller does recognize an all-0 instruction. When an EXTEST instruction is loaded into the instruction register, the SRAM responds as if a SAMPLE/PRELOAD instruction has been loaded. There is one difference between the two instructions, unlike the SAMPLE/PRELOAD instruction, EXTEST places the SRAM outputs in a High-Z state.

#### **IDCODE**

The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state. The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the identification register. It also places the identification register between the TDI and TDO pins/balls and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

#### **SAMPLE Z**

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO pins/balls when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a high-Z state.

#### SAMPLE/PRELOAD

SAMPLE/PRELOAD is a Standard 1149.1 mandatory public instruction. When the SAMPLE/PRELOAD instruction is loaded in the Instruction Register, moving the TAP controller into the Capture-DR state loads the data in the RAM's input and I/O buffers into the Boundary Scan Register. Boundary Scan Register locations are not associated with an input or I/O pin, and are loaded with the default state identified in the Boundary Scan Chain table at the end of this section of the datasheet. Because the RAM clock is independent from the TAP clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e. in a metastable state). Although allowing the TAP to sample metastable inputs will not harm the device, repeatable results cannot be accepted. RAM input signals must be stabilized for long enough to meet the TAP's input data capture set-up plus hold time (tCS plus tCH). The RAM's clock inputs need not be paused for any other TAP operation except capturing the I/O ring contents into the boundary Scan Register. Moving the controller to Shift-DR state then places the boundary scan register between the TDI and TDO pins.

#### **BYPASS**


The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board. When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between TDI and TDO.



#### **RESERVED**

Do not use a reserved instruction. These instructions are not implemented but are reserved for future use.

### **TAP** timing diagram



#### **TAP AC electrical characteristics**

For notes 1 and 2,  $+10^{\circ}\text{C} \le \text{T}_{\text{J}} \le +110^{\circ}\text{C}$  and  $+2.4\text{V} \le \text{V}_{DD} \le +2.6\text{V}$ .

Description	Symbol	Min	Max	Units
Clock	•			•
Clock cycle time	<sup>t</sup> THTH	50		ns
Clock frequency	<sup>f</sup> TF		20	MHz
Clock high time	<sup>t</sup> THTL	20		ns
Clock low time	<sup>t</sup> TLTH	20		ns
Output Times				
TCK low to TDO unknown	tTLOX	0		ns
TCK low to TDO valid	tTLOV		10	ns
TDI valid to TCK high	<sup>t</sup> DVTH	5		ns
TCK high to TDI invalid	<sup>t</sup> THDX	5		ns
Setup Times				
TMS setup	<sup>t</sup> MVTH	5		ns
Capture setup	tCS1	5		ns
Hold Times				
TMS hold	tTHMX	5		ns
Capture hold	tCH1	5		ns


 $<sup>1~{\</sup>rm ^tCS}$  and  ${\rm ^tCH}$  refer to the setup and hold time requirements of latching data from the boundary scan register.

<sup>&</sup>lt;sup>2</sup> Test conditions are specified using the load in the figure TAP AC output load equivalent.



### **TAP AC test conditions**

### TAP AC output load equivalent



### TAP DC electrical characteristics and operating conditions

 $(+10^{\circ}\text{C} \le \text{T}_{\text{J}} \le +110^{\circ}\text{C} \text{ and } +2.4\text{V} \le \text{V}_{\text{DD}} \le +2.6\text{V} \text{ unless otherwise noted})$ 

Description	Conditions	Symbol	Min	Max	Units	Notes
Input high (logic 1) voltage		$V_{\mathrm{IH}}$	1.7	$V_{\rm DD} + 0.3$	V	1, 2
Input low (logic 0) voltage		$V_{ m IL}$	-0.3	0.7	V	1, 2
Input leakage current	$0V \le V_{IN} \le V_{DD}$	$IL_{I}$	-5.0	5.0	μΑ	
Output leakage current	Outputs disabled, $0V \le V_{IN} \le V_{DDQ}(DQx)$	$IL_{O}$	-5.0	5.0	μА	
Output low voltage	$I_{OLC} = 100 \mu A$	$V_{OL1}$		0.2	V	1
Output low voltage	$I_{OLT} = 2mA$	$V_{\rm OL2}$		0.7	V	1
Output high voltage	$I_{OHS} = -100 \mu A$	$V_{\mathrm{OH1}}$	2.1		V	1
Output high voltage	$I_{OHT} = -2mA$	V <sub>OH2</sub>	1.7		V	1

1. All voltage referenced to  $V_{SS}(GND)$ .

2. Overshoot:  $V_{IH}(AC) \le V_{DD} + 1.5V$  for  $t \le {}^{t}KHKH/2$ 

Undershoot: $V_{IL}(AC) \ge -0.5$  for  $t \le {}^{t}KHKH/2$ 

Power-up:  $V_{IH} \le +2.6 V$  and  $V_{DD} \le 2.4 V$  and  $V_{DDO} \le 1.4 V$  for  $t \le 200 ms$ 

During normal operation,  $V_{DDQ}$  must not exceed  $V_{DD}$ . Control input signals (such as  $\overline{LD}$ ,  $R/\overline{W}$ , etc.) may not have pulsed widths less than  $t_{KHKL}(Min)$  or operate at frequencies exceeding  $f_{KF}(Max)$ .



# **Identification register definitions**

Instruction field	1M x 36	Description
Revision number (31:28)	XXXX	Reserved for version number.
Device depth (27:23)	xxxxx/xxxxx	Defines the depth of 1M words.
Device width (22:18)	xxxxx/xxxxx	Defines the width of x32 or x36 bits.
Device ID (17:12)	XXXXXX	Reserved for future use.
JEDEC ID code (11:1)	00000110100	Allows unique identification of SRAM vendor.
ID register presence indicator (0)	1	Indicates the presence of an ID register.

## Scan register sizes

Register name	Bit size
Instruction	3
Bypass	1
ID	32
Boundary scan	x36:76

### **Instruction codes**

Instruction	Code	Description			
EXTEST	000	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM outputs to High-Z state. This instruction is not 1149.1-compliant.			
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.			
SAMPLE Z	010	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a high-Z state.			
RESERVED	101	Do not use. This instruction is reserved for future use.			
SAMPLE/ PRELOAD	100	Captures I/O ring contents. Places the boundary scan register between TDI and TDO.			
BYPASS	111, 011, 110	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.			



# 165-ball BGA boundary scan exit order (x36)

Bit #s	Signal Name	Ball ID
1	A	6N
2	A	8P
3	A	8R
4	A	9R
5	A	9P
6	A	10P
7	A	10R
8	A	11R
9	A	11P
10	ZZ	11H
11	DQPa	11N
12	DQa	11M
13	DQa	11L
14	DQa	11K
15	DQa	11J
16	DQa	10M
17	DQa	10L
18	DQa	10K
19	DQa	10J
20	DQb	11G
21	DQb	11F
22	DQb	11E
23	DQb	11D
24	DQb	10G
25	DQb	10F
26	DQb	10E
27	DQb	10D
28	DQPb	11C
29	NC	11A
30	NC	11B
31	A	10A
32	A	10B
33	ADV	9A
34	ADSP	9B
35	ADSC	8A
36	ŌE	8B
37	BWE	7A
38	GWE	7B

Bit #s	Signal Name	Ball ID
39	CLK	6B
40	CE2	6A
41	BWa	5B
42	BWb	5A
43	BWc	4A
44	BWd	4B
45	CE1	3B
46	CE0	3A
47	A	2A
48	A	2B
49	NC	1B
50	NC	1A
51	DQPc	1C
52	DQc	1D
53	DQc	1E
54	DQc	1F
55	DQc	1G
56	DQc	2D
57	DQc	2E
58	DQc	2F
59	DQc	2G
60	DQd	1J
61	DQd	1K
62	DQd	1L
63	DQd	1M
64	DQd	2J
65	DQd	2K
66	DQd	2L
67	DQd	2M
68	DQPd	1N
69	A	2R
70	LBO	1R
71	Α	3P
72	Α	3R
73	Α	4R
74	Α	4P
75	A1	6P
76	A0	6R


Note: NC and  $V_{SS}$  pins included in the scan exit order are read as "X" (i.e. Don't care)



### **Key to switching waveforms**

Rising input Undefined or don't care Falling input


### Timing waveform of read cycle



Note:  $\acute{Y} = XOR$  when  $\overline{LBO} = high/no$  connect;  $\acute{Y} = ADD$  when  $\overline{LBO} = low$ .  $\overline{BW[a:d]}$  is don't care.




### Timing waveform of write cycle



Note:  $\acute{Y} = XOR$  when  $\overline{LBO} = high/no$  connect;  $\acute{Y} = ADD$  when  $\overline{LBO} = low$ .



### Timing waveform of read/write cycle





Note:  $\acute{Y} = XOR$  when  $\overline{LBO} = high/no$  connect;  $\acute{Y} = ADD$  when  $\overline{LBO} = low$ .



#### **AC** test conditions

- Output load: For  $t_{LZC},\,t_{LZOE},\,t_{HZOE},\,t_{HZC},\,see$  Figure C. For all others, see Figure B.
- Input pulse level: GND to 2.5V. See Figure A.
- Input rise and fall time (measured at 0.25V and 2.25V): 2 ns. See Figure A.
- Input and output timing reference levels: 1.25V.








Figure B: Output load (A)

#### Thevenin equivalent:




Figure C: Output load(B)

#### **Notes**

- 1 For test conditions, see "AC test conditions", Figures A, B, and C.
- 2 This parameter is measured with output load condition in Figure C.
- 3 This parameter is sampled but not 100% tested.
- 4  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZC}$  is less than  $t_{LZC}$  at any given temperature and voltage.
- 5  $\,$   $\,$   $t_{CH}$  is measured as high if above VIH, and  $t_{CL}$  is measured as low if below VIL.
- 6 This is a synchronous device. All addresses must meet the specified setup and hold times for all rising edges of CLK. All other synchronous inputs must meet the setup and hold times for all rising edges of CLK when chip is enabled.
- 7 Write refers to  $\overline{\text{GWE}}$ ,  $\overline{\text{BWE}}$ , and  $\overline{\text{BW[a:d]}}$ .
- 8 Chip select refers to  $\overline{\text{CE0}}$ , CE1, and  $\overline{\text{CE2}}$ .




### **Package dimensions**

### 100-pin quad flat pack (TQFP)

	TQ	FP			L	Hd	J
	Min	Max				D _	<b>→</b>
A1	0.05	0.15		+	-		## T
A2	1.35	1.45		1	_	<u> </u>	<u> </u>
b	0.22	0.38					
c	0.09	0.20					
D	13.90	14.10		ı			
Е	19.90	20.10		ı			
e	0.65 n	ominal					
Hd	15.85	16.15	,				
Не	21.80	22.20	I	Не Е			
L	0.45	0.75					
L1	1.00 n	ominal		ı			
α	0°	7°		1			
imens	ions in mi	llimeters			<b></b>		
			1 A1 A2				

### 165-ball BGA (ball grid array)





### **Ordering information**

Package & Width	200 MHz	167 MHz	133 MHz
TQFP x32	AS7C251MPFS32A-200TQC	AS7C251MPFS32A-167TQC	AS7C251MPFS32A-133TQC
1011 x32	AS7C251MPFS32A-200TQI	AS7C251MPFS32A-167TQI	AS7C251MPFS32A-133TQI
TQFP x36	AS7C251MPFS36A-200TQC	AS7C251MPFS36A-167TQC	AS7C251MPFS36A-133TQC
1011 330	AS7C251MPFS36A-200TQI	AS7C251MPFS36A-167TQI	AS7C251MPFS36A-133TQI
BGA x32	AS7C251MPFS32A-200BC	AS7C251MPFS32A-167BC	AS7C251MPFS32A-133BC
BGA X32	AS7C251MPFS32A-200BI	AS7C251MPFS32A-167BI	AS7C251MPFS32A-133BI
BGA x36	AS7C251MPFS36A-200BC	AS7C251MPFS36A-167BC	AS7C251MPFS36A-133BC
DGA X30	AS7C251MPFS36A-200BI	AS7C251MPFS36A-167BI	AS7C251MPFS36A-133BI

Note:

Add suffix 'N' to the above part numbers for lead free parts (Ex AS7C251MPFS32A-200TQCN)

### Part numbering guide

Ī	AS7C	25	1M	PF	S	32/36	A	-XXX	TQ or B	C/I	X
	1	2	3	4	5	6	7	8	9	10	11

1. Alliance Semiconductor SRAM prefix

2. Operating voltage: 25 = 2.5V

3. Organization: 1M = 1Meg

4. Pipelined/flow-through mode (each device works in both modes)

5. Deselect: S = single cycle deselect

6. Organization:  $32 = x \ 32$ ;  $36 = x \ 36$ 

7. Production version: A = first production version

8. Clock speed (MHz)

9. Package type: TQ = TQFP, B = BGA

10. Operating temperature: C = commercial (0° C to 70° C); I = industrial (-40° C to 85° C)

11. N = Lead Free Part





Alliance Semiconductor Corporation 2575, Augustine Drive, Santa Clara, CA 95054

Tel: 408 - 855 - 4900 Fax: 408 - 855 - 4999 www.alsc.com Copyright © Alliance Semiconductor All Rights Reserved Part Number: AS7C251MPFS32A /

AS7C251MPFS36A

Document Version: v.1.0

© Copyright 2003 Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/ or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting system