# 24-Pin Enhanced AmPAL20RP10 Family

24-Pin IMOX™ Programmable Array Logic (PAL) Elements

#### **Distinctive Characteristics**

- AMD's superior IMOX technology
   Guarantees tpD = 15 ns max
- Individually programmable output polarity on each output
- · Eight logical product terms per output
- Programming yields > 98% are realized via platinumsilicide fuse technology and the use of added test words
- Post Programming Functional Yield (PPFY) of 99.9%
- PRELOAD feature permits full logical verification
- Reliability assured through more than 70 billion fuse hours of life testing with no failures
- AC and DC parametric testing at the factory through on-board testing circuitry
- > 3000V ESD protection per pin
- · JEDEC-Standard LCC and PLCC pinout

### **General Description**

AMD Enhanced 24-pin PAL devices are high-speed, electrically programmable array logic elements. They utilize the familiar sum-of-products (AND-OR) structure allowing users to program custom logic functions to fit most applications precisely. Typically they are a replacement for low-power Schottky SSI/MSI logic circuits, reducing chip count by more than 5 to 1 and greatly simplifying prototyping and board layout. Additional product terms, two additional outputs, and programmable output polarity are enhancements over industry-standard 24-pin PAL devices.

Five different devices are available, including both registered and combinatorial devices. All devices have user-programmable output polarity on all outputs. A variety of speed options allow the designer maximum flexibility in matching precise system requirements. The Product Selector Guide below shows the available speed options. The second table gives details about the functionality of the five available devices.

Please see the following pages for Block Diagrams.

#### **Product Selector Guide**

AMD PAL Speed/Power Families


	t <sub>F</sub> ns (I	tpp tg ns (Max.) ns (Min:)		t <sub>CO</sub> ns (Max.)		I <sub>CC</sub> mA (Max.)	l <sub>OL</sub> mA (Min.)		
Family	C Devices	M Devices	C Devices	M Devices	C Devices	M Devices	C/M Devices	C Devices	M Devices
Very High-Speed ("B") Versions	15	20	15	20	12	15	210	24	12
High-Speed ("A") Versions	25	30	25	30	15	20	210	24	12
High-Speed, Half-Power (''AL'') Versions	25	30	25	30	15	20	105	24	12
-20 & -25 Versions (AmPAL20L10 only)	20	25	N/A	N/A	N/A	N/A	165	24	12


Part Number	Array Inputs	Logic	Output Enable	Outputs/Polarity	Package Pins
22P10	12 Dedicated, 10 Bidirectional	Ten (8)-Wide AND-OR	Programmable	Bidirectional/Programmable	24
000004	10 Dedicated,	Four (8)-Wide AND-OR	Dedicated	Registered/Programmable	24
20RP4	<ul><li>4 Feedback,</li><li>6 Bidirectional</li></ul>	Six 8-Wide AND-OR	Programmable	Bidirectional/Programmable	7 4
10 Dedicated,		Six (8)-Wide AND-OR	Dedicated	Registered/Programmable	24
20RP6	<ol> <li>Feedback,</li> <li>Bidirectional</li> </ol>	Four 8-Wide AND-OR	Programmable	Bidirectional/Programmable	7 24
00000	10 Dedicated,	Eight (8)-Wide AND-OR	Dedicated	Registered/Programmable	24
20RP8	8 Feedback, 2 Bidirectional	Two 8-Wide AND-OR	Programmable	Bidirectional/Programmable	7 44
20RP10	10 Dedicated, 10 Feedback	Ten (8)-Wide AND-OR	Dedicated	Registered/Programmable	24
20L10	12 Dedicated, 8 Bidirectional	Ten (3)-Wide AND-OR	Programmable	8 Bidirectional 2 Dedicated	24

08191C/0 JANUARY 1988



### **Block Diagrams**






### G


### **Block Diagrams** (Cont'd.)

### AmPAL20RP6




## **Block Diagrams** (Cont'd.)

### AmPAL20RP10



#### Ľ

### **Connection Diagrams**



Note: Pin 1 is marked for orientation.

N	~	10	٥.

	22P10	20RP4	20RP6	20RP8	20RP10	20L10
1	l	CLK	CLK	CLK	CLK	1
2	ı	OE	OE	OE	OE	ı
3	1/0	1/0	1/0	1/0	0	0
4	1/0	1/0	1/0	0	Ö	1/0
5	1/0	1/0	0	0	0	1/0
6	1/0	0	0	0	0	1/0
7	1/0	0	0	0	0	1/0
8	1/0	0	0	0	0	1/0
9	1/0	0	0	0	0	1/0
10	1/0	1/0	0	0	0	1/0
11	1/0	1/0	1/0	0	0	1/0
12	1/0	1/0	1/0	1/0	0	0

<sup>\*</sup>Also available in 24-Pin Ceramic Flatpack, Pinouts identical to DIPs.

### **Pin Designations**

I = Input

I/O = Input/Output

O = Output

V<sub>CC</sub> = Supply Voltage

GND = Ground

CLK = Clock

OE - Output Enable

NC = No Connect


<sup>\*\*</sup>Also available in 28-Pin Plastic Leaded Chip Carrier. Pinouts identical to LCC.

### **Ordering Information**

#### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: **A. Device Number** 

- B. Speed Option (if applicable)
- C. Package Type
- D. Temperature Range
- E. Optional Processing



Valid Combina	tions
AMPAL22P10B/A/AL	
AMPAL20RP4B/A/AL	20. 20
AMPAL20RP6B/A/AL	PC, DC, DCB, DE,
AMPAL20RP8B/A/AL	JC, LC, LE
AMPAL20RP10B/A/AL	
AMPAL20L10B/-20/AL	

#### **Valid Combinations**


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

### Ordering Information (Cont'd.)

#### **APL Products**

AMD products for Aereospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number
- B. Speed Option (if applicable)
- C. Device Class
- D. Package Type
- E. Lead Finish



Valid Combina	ations
AMPAL22P10B/A/AL	
AMPAL20RP4B/A/AL	
AMPAL20RP6B/A/AL	/BLA, /B3A,
AMPAL20RP8B/A/AL	/BKA
AMPAL20RP10B/A/AL	
AMPAL20L10B/-25/AL	

#### **Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

#### **Group A Tests**

Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, & 11

### **Functional Description**

# AMD Enhanced 24-Pin PAL Family Characteristics

All members of the AMD Enhanced 24-Pin PAL Family have common electrical characteristics and programming procedures. All parts are produced with a fusible link at each input to the AND gate array, and connections may be selectively removed by applying appropriate voltages to the circuit.

Initially the AND gates are connected, via fuses, to both the true and complement of each input. By selective programming of fuses the AND gates may be "connected" to only the true input (by blowing the complement fuse), to only the complement input (by blowing the true fuse), or to neither type of input (by blowing both fuses) establishing a logical "don't care." When both the true and complement fuses are left intact a logical false results on the output of the AND gate, while all fuses blown results in a logical true state. For combinatorial outputs, the AND gates are connected to fixed-OR gates whose outputs become device outputs. For registered outputs, the AND gates are connected to fixed-OR gates whose outputs become output register inputs.

All parts are fabricated with AMD's fast programming, highly reliable Platinum-Silicide Fuse technology. Utilizing an easily implemented programming algorithm, these products can be rapidly programmed to any customized pattern. Extra test

words are pre-programmed during manufacturing to insure extremely high field programming yields (> 98%), and provide extra test paths to achieve excellent parametric correlation.

#### Power-Up Reset

The registered devices in the AMD PAL family have been designed to reset during system power-up. Following power-up, all registers will be initialized to zero, setting all the outputs to a logic 1. This feature provides extra flexibility to the designer and is especially valuable in simplifying state machine initialization.

#### **PRELOAD**

AMD PAL devices are designed with unique PRELOAD circuitry that provides an easy method of testing registered devices for logical functionality. PRELOAD allows any arbitrary state value to be loaded into the registered output of an AMD PAL device.

A typical functional test sequence would be to verify all possible state transitions for the device being tested. This requires the ability to set the state registers into an arbitrary "present state" value and to set the device inputs to any arbitrary "present input" value. Once this is done, the state machine is clocked into a new state or "next state." The next state is then checked to validate the transition from the present state. In this way any state transition can be checked.






Figure 1. AmPAL22P10 Logic Diagram






Figure 2. AmPAL20RP4 Logic Diagram


Product Terms (0-85)



Product Terms (0-83)

Figure 3. AmPAL20RP6 Logic Diagram









Figure 6. AmPAL20L10 Logic Diagram

### **PRELOAD of Registered Outputs**

The AMD Enhanced 24-pin PAL devices incorporate circuitry to allow loading each register synchronously to either a HIGH

or LOW state. This feature simplifies testing since any initial state for the registers can be set to optimize test sequencing.

The pin levels and timing necessary to perform the PRELOAD function are detailed below:



Par.	Min.	Max.
VHH	10	12
V <sub>ILP</sub>	0	0.5
VIHP	2.4	5.5


Level forced on registered output pin during PRELOAD cycle	Register Q output state after cycle
V <sub>IHP</sub>	HIGH
V <sub>ILP</sub>	LOW

#### Power-Up Reset

The registered devices in the AMD Enhanced 24-Pin PAL Family have been designed with the capability to reset during system power-up. Following power-up, all registers will be reset to LOW. The output state will be HIGH. This feature provides flexibility to the designer and is especially valuable in simplifying state-machine initialization. A timing diagram and parameter table are shown below. Due to the asynchronous

operation of the power-up RESET and the wide range of ways V<sub>CC</sub> can rise to its steady state, two conditions are required to ensure a valid power-up RESET. These conditions are:

- 1. The V<sub>CC</sub> rise must be monotonic.
- Following reset, the clock input must not be driven from LOW to HIGH until all applicable input and feedback setup times are met.



Parameters	Description	Min.	Тур. Мах.		Units
tpR	Power-Up Reset Time		600	1000	ns
ts	Input or Feedback Setup Time	See Switching Characteristics			
tw	Clock Width	- Characteriolics			

1

### **Absolute Maximum Ratings**

Storage Temperature65 to +150°C
Supply Voltage to Ground Potential
(Pin 24 to Pin 12) Continuous0.5 to +7.0 V
DC Voltage Applied to Outputs
(Except During Programming)0.5 V to +V <sub>CC</sub> Max.
DC Voltage Applied to Outputs
During Programming
Output Current Into Outputs During
Programming (Max Duration of 1 sec) 200 mA
DC Input Voltage0.5 to +5.5 V
DC Input Current30 to +5 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

### **Operating Ranges**

	,
Commercial (C) Devices Temperature (T <sub>A</sub> ) Supply Voltage (V <sub>CC</sub> )	
Extended Commercial (E) Devices Temperature (T <sub>A</sub> ) Temperature (T <sub>C</sub> ) Supply Voltage (V <sub>CC</sub> )	+125°C Max.
Military (M) Devices*  Temperature (T <sub>A</sub> )  Temperature (T <sub>C</sub> )  Supply Voltage (V <sub>CC</sub> )	+125°C Max.

Operating ranges define those limits between which the functionality of the device is guaranteed.

\*Military product 100% tested at T<sub>C</sub> = +25°C, +125°C, and -55°C.

### **DC Characteristics** over operating range unless otherwise specified; included in Group A, Subgroup 1, 2, 3 tests unless otherwise noted

Parameter Symbol	Parameter Description		Test Conditions		Min.	Typ. (Note 1)	Max.	Units			
	Outrot HIGH Voltage		V <sub>CC</sub> = Min., I <sub>OH</sub> = -3.2 i		COM'L				٠		
Vон	Output HIGH Voltage	VIN - VIH O	r V <sub>IL</sub>	I <sub>OH</sub> = -2 mA	MiL	2.4	3.5		\ \		
V-	Output LOW Voltage	V <sub>CC</sub> = Min.,		IOL = 24 mA	COM'L			0.5	v		
VOL	Output LOW Voltage	VIN = VIH 0	r V <sub>IL</sub>	I <sub>OL</sub> = 12 mA	MIL			0.5			
V <sub>IH</sub> (Note 2)	Input HIGH Level	Guaranteed Voltage for	Input Logical HIGH All Inputs	1		2.0		5.5	٧		
V <sub>IL</sub> (Note 2)	Input LOW Level		Guaranteed Input Logical LOW Voltage for All Inputs VCC = Max., V <sub>IN</sub> = 0.40 V					0.8	٧		
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max.					-20	-100	μА		
IIH	Input HIGH Current	V <sub>CC</sub> = Max.	V <sub>CC</sub> = Max., V <sub>IN</sub> = 2.7 V					25	μА		
lı .	Input HIGH Current	V <sub>CC</sub> = Max.	V <sub>CC</sub> = Max., V <sub>IN</sub> = 5.5 V					1.0	mA		
Isc	Output Short-Circuit Current	V <sub>CC</sub> = Max.	V <sub>OUT</sub> = 0.5 V (No	ote 3)		-30	-60	-90	mA		
				COM'L	MIL						
		ļ		В	В	1		210			
		1	1	1	20L10	-20	-25			165	
				AL	AL	1		105			
Icc	Power Supply Current	V <sub>CC</sub> = Max.	22P10. 20RP8.	В	В			210	mA		
	ļ		20RP4, 20RP10	A	Α			210			
	İ		20RP6,	AL	AL			105	1		
VI	Input Clamp Voltage	V <sub>CC</sub> = Min.,	I <sub>IN</sub> = -18 mA				-0.9	-1.2	V		
lozh	Output Leakage Current	V <sub>CC</sub> = Max	VIN = VIH	V <sub>O</sub> = 2.7 V				100			
lozL	(Note 4)	or VIL		V <sub>O</sub> = 0.4 V				-100	μA		

- Notes: 1. Typical limits are at V<sub>CC</sub> = 5.0 V and T<sub>A</sub> = 25°C.

  2. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
  - 3. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second.
  - $V_{OUT} = 0.5V$  has been chosen to avoid test problems caused by tester ground degradation. 4. I/O pin leakage is the worst case of  $I_{OZX}$  or  $I_{IX}$  (where X = H or L).

### Capacitance\*

Parameter Symbol	Parameter Description	Test Conc	Тур.	Units	
	V <sub>IN</sub> = 2.0 V		Pins 1, 13	11	
CIN	Input Capacitance	@ f = 1 MHz	Others	6	_
COUT	Output Capacitance	V <sub>OUT</sub> = 2.0 V @ f = 1 MHz	9	рF	

<sup>\*</sup>These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

Switching Characteristics over operating range unless otherwise specified; included in Group A, Subgroup 9, 10. 11 tests unless otherwise noted

#### **Commercial Range**

				B' Versio	n	"A" 8			
No.	Parameter Symbol	Parameter Description	Min.	Typ. (Note 1)	Max.	Min.	Typ. (Note 1)	Max.	Units
1	teo	Input or Feedback to Non-Registered Output 22P10, 20RP4, 20RP6, 20RP8			15			25	ns
2	tEA	Input to Output Enable 22P10, 20RP4, 20RP6, 20RP8			18			25	ns
3	t <sub>ER</sub>	Input to Output Disable 22P10, 20RP4, 20RP6, 20RP8			15			25	ns
4	<sup>t</sup> PZX	Pin 13 to Output Enable 20RP4, 20RP6, 20RP8, 20RP10			15			20	ns
5	tpxz	Pin 13 to Output Disable 20RP4, 20RP6, 20RP8, 20RP10			12			20	ns
6	tco	Clock to Output 20RP4, 20RP6, 20RP8, 20RP10			12			15	ns
7	ts	Input or Feedback Setup Time 20RP4, 20RP6, 20RP8, 20RP10	15			25			ns
В	tH	Hold Time 20RP4, 20RP6, 20RP8, 20RP10	0			0			ns
9	tp	Clock Period (ts + tco)	27	i i		40			ns
10	twL/twH	Clock Width	10/12			15/15			ns
11	fMAX.	Maximum Frequency			37.0			25.0	MHz

Notes: 1. Typical limits are at V<sub>CC</sub> = 5.0 V and T<sub>A</sub> = 25°C.

2. tpp is tested with switch S<sub>1</sub> closed and C<sub>L</sub> = 50 pF.

3. For three-state outputs, output enable times are tested with C<sub>L</sub> = 50 pF to the 1.5 V level; S<sub>1</sub> is open for high impedance to HIGH tests and closed for high impedance to LOW tests. Output disable times are tested with C<sub>L</sub> = 5 pF. HIGH to high impedance tests are made to an output voltage of V<sub>OH</sub> - 0.5 V with S<sub>1</sub> open; LOW to high impedance tests are made to the V<sub>OL</sub> + 0.5 V level with S<sub>2</sub> closed. with S<sub>1</sub> closed.

### Military Range

				B'' Versio	п	"A" 8			
No.	Parameter Symbol	Parameter Description	Min.	Typ. (Note 1)	Max.	Min.	Typ. (Note 1)	Max.	Units
1	tPD	Input or Feedback to Non-Registered Output 22P10, 20RP4, 20RP6, 20RP8			20			30	ns
2	tEA	Input to Output Enable 22P10, 20RP4, 20RP6, 20RP8			25			30	ns
3	t <sub>ER</sub>	Input to Output Disable 22P10, 20RP4, 20RP6, 20RP8			20			30	ns
4	tPZX	Pin 13 to Output Enable 20RP4, 20RP6, 20RP8, 20RP10			20			25	ns
5	tpxz	Pin 13 to Output Disable 20RP4, 20RP6, 20RP8, 20RP10			50			25	ns
6	tco	Clock to Output 20RP4, 20RP6, 20RP8, 20RP10			15			20	ns
7	ts	Input or Feedback Setup Time 20RP4, 20RP6, 20RP8, 20RP10	20			30			ns
8	t <sub>H</sub>	Hold Time 20RP4, 20RP6, 20RP8, 20RP10	0			0			ns
9	tp	Clock Period (ts + tco)	35			50			ns
10	twL/twH	Clock Width	12/12			20/20			ns
11	<sup>†</sup> MAX.	Maximum Frequency			28.6			20.0	MHz

Notes: 1. Typical limits are at V<sub>CC</sub> = 5.0 V and T<sub>A</sub> = 25°C.

2. tp<sub>D</sub> is tested with switch S<sub>1</sub> closed and C<sub>L</sub> = 50 pF.

3. For three-state outputs, output enable times are tested with C<sub>L</sub> = 50 pF to the 1.5 V level; S<sub>1</sub> is open for high impedance to HIGH tests and closed for high impedance to LOW tests. Output disable times are tested with C<sub>L</sub> = 5 pF. HIGH to high impedance tests are made to an output voltage of V<sub>OH</sub> - 0.5 V with S<sub>1</sub> open; LOW to high impedance tests are made to the V<sub>OL</sub> + 0.5 V level with S<sub>1</sub> closed.

### 24-Pin Enhanced AmPAL20RP10 Family

Switching Characteristics over operating range unless otherwise specified; included in Group A, Subgroup 9, 10. 11 tests unless otherwise noted

#### **Commercial Range**

			B Versions		-	<b>25 Versio</b> (Note 4)	ns	A	L Versior	15		
No.	Parameter Symbol	Parameter Description	Min.	<b>Typ.</b> (Note 1)	Max.	Min.	<b>Typ.</b> (Note 1)	Max.	Min.	<b>Typ.</b> (Note 1)	Max.	Units
1	t <sub>PD</sub>	Input or Feedback to Non-Registered Output 20L10			15			20			25	ns
2	tEA	Input to Output Enable 20L10			18			20			25	ns
3	t <sub>ER</sub>	Input to Output Disable 20L10			15			20			25	ns

Notes: 1. Typical limits are at V<sub>CC</sub> = 5.0 V and T<sub>A</sub> = 25°C.

2. tpp is tested with switch S<sub>1</sub> closed and C<sub>L</sub> = 50 pF.

3. For three-state outputs, output enable times are tested with C<sub>L</sub> = 50 pF to the 1.5 V level; S<sub>1</sub> is open for high impedance to HIGH tests and closed for high impedance to LOW tests. Output disable times are tested with C<sub>L</sub> = 5 pF. HIGH to high impedance tests are made to an output voltage of V<sub>OH</sub> - 0.5 V with S<sub>1</sub> open; LOW to high impedance tests are made to the V<sub>OL</sub> + 0.5 V level with S<sub>1</sub> closed.

4. AmPAL20L10 only.

#### Military Range


			B Versions		- 25 Versions (Note 4)			AL Versions				
No.	Parameter Symbol	Parameter Description	Min.	Typ. (Note 1)	Max.	Min.	Typ. (Note 1)	Max.	Min.	Typ. (Note 1)	Max.	Units
1	t <sub>PD</sub>	Input or Feedback to Non-Registered Output 20L10			20			25			30	ns
2	t <sub>EA</sub>	Input to Output Enable 20L10			25			25			30	ns
3	t <sub>ER</sub>	Input to Output Disable 20L10			20			25			30	ns

Notes: 1. Typical limits are at V<sub>CC</sub> = 5.0 V and T<sub>A</sub> = 25°C.

2. tp<sub>D</sub> is tested with switch S<sub>1</sub> closed and C<sub>L</sub> = 50 pF.

3. For three-state outputs, output enable times are tested with C<sub>L</sub> = 50 pF to the 1.5 V level; S<sub>1</sub> is open for high impedance to HIGH tests and closed for high impedance to LOW tests. Output disable times are tested with C<sub>L</sub> = 5 pF. HIGH to high impedance tests are made to an output voltage of V<sub>OH</sub> = 0.5 V with S<sub>1</sub> open; LOW to high impedance tests are made to the V<sub>OL</sub> + 0.5 V level with S<sub>1</sub> closed. 4. AmPAL20L10 only.

## **Switching Test Circuit**




Note: C<sub>1</sub> and C<sub>2</sub> are to bypass V<sub>CC</sub> to ground.

-	TEST OUTPUT LOADS								
Name	Commercial	Military							
R <sub>1</sub>	200 Ω	390 Ω							
R <sub>2</sub>	390 Ω	750 Ω							
C <sub>1</sub>	1 μF	1 μF							
C <sub>2</sub>	0.1 μF	0.1 μF							
CL	50 pF	50 pF							


1


### **Switching Waveforms**




### **Key to Timing Diagram**


**Input Circuitry** 





## **Output Circuitry**





IC000801

### ٠ī

### Security Fuse Programming

A single fuse is provided on each device to prevent unauthorized copying of PAL device fuse patterns. Once blown, the circuitry enabling fuse verification and registered output PRELOAD is premanently disabled.

Programming of the security fuse is the same as an array fuse. Verification of a blown security fuse is accomplished by verifying the whole fuse array as if every fuse is blown.

### **Programmers/Development Systems**

(refer to Programmer Reference Guide, page 3-81)