


STM32L151xx STM32L152xx

Ultralow power ARM-based 32-bit MCU with up to 128 KB Flash, RTC, LCD, USB, USART, I2C, SPI, timers, ADC, DAC, comparators

Preliminary data

Features

- Operating conditions
 - Operating power supply range: 1.65 V to 3.6 V (without BOR) or 1.8 V to 3.6 V (with BOR option)
 - Temperature range: –40 to 85 °C
- Low power features
 - 4 modes: Sleep, Low-power run (15 μA at 32 kHz), Low-power sleep (4 μA), Stop with RTC (1.2 μA), Stop (0.5 μA), Standby (0.27 μA)
 - Dynamic core voltage scaling down to 233 μA/MHz
 - Ultralow leakage per I/O: 50 nA
 - Fast wakeup from Stop: 8 μs
 - Three wakeup pins
- Core: ARM 32-bit Cortex[™]-M3 CPU
 - 32 MHz maximum frequency,
 33.3 DMIPS peak (Dhrystone 2.1)
 - Memory protection unit
- Reset and supply management
 - Low power, ultrasafe BOR (brownout reset) with 5 selectable thresholds
 - Ultralow power POR/PDR
 - Programmable voltage detector (PVD)
- Clock management
 - 1 to 24 MHz crystal oscillator
 - 32 kHz oscillator for RTC with calibration
 - Internal 16 MHz factory-trimmed RC
 - Internal 37 kHz low consumption RC
 - Internal multispeed low power RC, 64 kHz to 4 MHz with a consumption down to 1.5 µA
 - PLL for CPU clock and USB (48 MHz)
- Low power calendar RTC
 - Alarm, periodic wakeup from Stop/Standby
- Memories
 - Up to 128 Kbyte of Flash memory with ECC





 $7 \times 7 \text{ mm}$

- 4 Kbyte of data EEPROM with ECC
- Up to 16 Kbyte of RAM
- Up to 83 fast I/Os (73 of which are 5 V-tolerant) all mappable on 16 external interrupt vectors
- Development support
 - Serial wire debug, JTAG and trace
- DMA: 7-channel DMA controller, supporting timers, ADC, SPIs, I²Cs and USARTs
- LCD 8×40 or 4×44 with step-up converter
- 12-bit ADC up to 1 Msps/24 channels
 - Temperature sensor and internal voltage reference
 - Operates down to 1.8 V
- 2 × 12-bit DACs with output buffers
- 2 ultralow power comparators
 - Window mode and wakeup capability
- 10 timers:
 - 6 x 16-bit general-purpose timers, each with up to 4 IC/OC/PWM channels
 - 2 × 16-bit basic timers
 - 2 × watchdog timers (independent and window)
- Up to 8 communication interfaces
 - Up to $2 \times I^2C$ interfaces (SMBus/PMBus)
 - Up to 3 × USARTs (ISO 7816 interface, LIN, IrDA capability, modem control)
 - Up to 2 × SPIs (16 Mbit/s)
 - USB 2.0 full-speed interface
- CRC calculation unit, 96-bit unique ID

Table 1. Device summary

Reference	Part number
STM32L151xx	STM32L151CB, STM32L151RB, STM32L151VB, STM32L151C8, STM32L151R8, STM32L151V8
STM32L152xx	STM32L152CB, STM32L152RB, STM32L152VB, STM32L152C8, STM32L152R8, STM32L152V8

Contents

1	Intro	Introduction										
2	Description											
	2.1	Device	Device overview									
	2.2	Ultralov	w power device continuum	11								
		2.2.1	Performance	. 11								
		2.2.2	Shared peripherals	. 11								
		2.2.3	Common system strategy	. 11								
		2.2.4	Features	. 11								
3	Functional overview											
	3.1	Low po	ower modes	13								
	3.2	ARM®	Cortex [™] -M3 core with MPU	14								
	3.3	Reset	and supply management	15								
		3.3.1	Power supply schemes	. 15								
		3.3.2	Power supply supervisor	. 15								
		3.3.3	Voltage regulator	. 15								
		3.3.4	Boot modes	. 15								
	3.4	Clock r	management	16								
	3.5	Low po	ower real-time clock and backup registers	17								
	3.6	GPIOs	GPIOs (general-purpose inputs/outputs)									
	3.7	Memor	ries	19								
	3.8	DMA (d	direct memory access)	19								
	3.9	LCD (li	iquid crystal display)	19								
	3.10	ADC (a	analog-to-digital converter)	20								
	3.11		digital-to-analog converter)									
	3.12	-	w power comparators and reference voltage									
	3.13	Routing	g interface	21								
	3.14	· ·	and watchdogs									
		3.14.1	General-purpose timers (TIM2, TIM3, TIM4, TIM9, TIM10 and TIM11)									
		3.14.2	Basic timers (TIM6 and TIM7)									
		3.14.3	SysTick timer									
		3.14.4	Independent watchdog (IWDG)	. 22								

		3.14.5	Window watchdog (WWDG)	22
	3.15	Commi	unication interfaces	23
		3.15.1	I ² C bus	23
		3.15.2	Universal synchronous/asynchronous receiver transmitter (USART)	23
		3.15.3	Serial peripheral interface (SPI)	23
		3.15.4	Universal serial bus (USB)	23
	3.16	CRC (c	cyclic redundancy check) calculation unit	23
	3.17	Develo	pment support	24
4	Pin d	lescript	ions	25
5	Mem	ory map	oping	40
6	Elect	trical ch	aracteristics	41
	6.1	Parame	eter conditions	41
		6.1.1	Minimum and maximum values	41
		6.1.2	Typical values	41
		6.1.3	Typical curves	41
		6.1.4	Loading capacitor	41
		6.1.5	Pin input voltage	41
		6.1.6	Power supply scheme	42
		6.1.7	Current consumption measurement	42
	6.2	Absolu	te maximum ratings	43
	6.3	Operati	ing conditions	44
		6.3.1	General operating conditions	44
		6.3.2	Embedded reset and power control block characteristics	46
		6.3.3	Embedded internal reference voltage	48
		6.3.4	Supply current characteristics	49
		6.3.5	External clock source characteristics	60
		6.3.6	Internal clock source characteristics	64
		6.3.7	PLL characteristics	68
		6.3.8	Memory characteristics	68
		6.3.9	EMC characteristics	69
		6.3.10	Absolute maximum ratings (electrical sensitivity)	70
		6.3.11	I/O port characteristics	71
		6.3.12	NRST pin characteristics	75
		6.3.13	TIM timer characteristics	76

9	Revi	sion his	story	105
8	Orde	ering inf	ormation scheme	104
		7.2.2	Selecting the product temperature range	102
		7.2.1	Reference document	101
	7.2	Therma	al characteristics	101
	7.1	Packag	ge mechanical data	93
7	Pack	age cha	aracteristics	93
		6.3.19	LCD controller (STM32L152xx only)	91
		6.3.18	Comparator	90
		6.3.17	Temperature sensor characteristics	89
		6.3.16	DAC electrical specifications	
		6.3.15	12-bit ADC characteristics	83
		6.3.14	Communications interfaces	77

List of tables

Table 1.	Device summary	. 1
Table 2.	Ultralow power STM32L15xxx device features and peripheral counts	
Table 3.	Timer feature comparison	
Table 4.	STM32L15xxx pin definitions	
Table 5.	Alternate function input/output	
Table 6.	Voltage characteristics	
Table 7.	Current characteristics	
Table 8.	Thermal characteristics	44
Table 9.	General operating conditions	44
Table 10.	Functionalities depending on the operating power supply range	45
Table 11.	Embedded reset and power control block characteristics	
Table 12.	Embedded internal reference voltage	
Table 13.	Current consumption in Run mode, code with data processing running from Flash	
Table 14.	Current consumption in Run mode, code with data processing running from RAM	
Table 15.	Current consumption in Sleep mode	
Table 16.	Current consumption in Low power run mode	
Table 17.	Current consumption in Low power sleep mode	54
Table 18.	Typical and maximum current consumptions in Stop mode	55
Table 19.	Typical and maximum current consumptions in Standby mode	
Table 20.	Typical and maximum timings in Low power modes	57
Table 21.	Peripheral current consumption	58
Table 22.	High-speed external user clock characteristics	60
Table 23.	Low-speed external user clock characteristics	61
Table 24.	HSE 1-24 MHz oscillator characteristics	62
Table 25.	LSE oscillator characteristics (f _{LSE} = 32.768 kHz)	63
Table 26.	HSI oscillator characteristics	
Table 27.	LSI oscillator characteristics	65
Table 28.	MSI oscillator characteristics	66
Table 29.	PLL characteristics	68
Table 30.	RAM and hardware registers	68
Table 31.	Flash memory characteristics	68
Table 32.	Flash memory endurance and data retention	69
Table 33.	EMS characteristics	69
Table 34.	EMI characteristics	70
Table 35.	ESD absolute maximum ratings	
Table 36.	Electrical sensitivities	71
Table 37.	I/O static characteristics	
Table 38.	Output voltage characteristics	73
Table 39.	I/O AC characteristics	
Table 40.	NRST pin characteristics	75
Table 41.	TIMx characteristics	
Table 42.	I ² C characteristics	
Table 43.	SCL frequency (f _{PCLK1} = 36 MHz, V _{DD} = 3.3 V)	78
Table 44.	SPI characteristics	
Table 45.	USB startup time	
Table 46.	USB DC electrical characteristics	
Table 47.	USB: full-speed electrical characteristics	
Table 48.	ADC characteristics	83



Table 49.	ADC accuracy - limited test conditions	84
Table 50.	ADC accuracy	85
Table 51.	DAC characteristics	
Table 52.	TS characteristics	89
Table 53.	Comparator 1 characteristics	
Table 54.	Comparator 2 characteristics	
Table 55.	LCD controller characteristics	91
Table 56.	VFQFPN48 – very thin fine pitch quad flat pack nolead 7 × 7 mm, 0.5 mm pitch	
	package mechanical data	94
Table 57.	TFBGA64 - 8 x 8 active ball array, 5 x 5 mm, 0.5 mm pitch, package mechanical data	96
Table 58.	UFBGA100 - ultra fine pitch ball grid array, 7 x 7 mm, 0.50 mm pitch, package	
	mechanical data	97
Table 59.	LQPF100, 14 x 14 mm, 100-pin low-profile quad flat package mechanical data	98
Table 60.	LQFP64, 10 x 10 mm, 64-pin low-profile quad flat package mechanical data	99
Table 61.	LQFP48, 7 x 7 mm, 48-pin low-profile quad flat package mechanical data	00
Table 62.	Thermal characteristics	01
Table 63.	Ordering information scheme	04

List of figures

Figure 1.	Ultralow power STM32L15xxx block diagram	. 12
Figure 2.	Clock tree	. 17
Figure 3.	STM32L15xxx UFBGA100 ballout	. 25
Figure 4.	STM32L15xxx TFBGA64 ballout	. 26
Figure 5.	STM32L15xxx LQFP100 pinout	. 27
Figure 6.	STM32L15xxx LQFP64 pinout	. 28
Figure 7.	STM32L15xxx LQFP48 pinout	. 28
Figure 8.	STM32L15xxx VFQFPN48 pinout	
Figure 9.	Memory map	. 40
Figure 10.	Pin loading conditions	. 41
Figure 11.	Pin input voltage	. 41
Figure 12.	Power supply scheme	. 42
Figure 13.	Current consumption measurement scheme	. 42
Figure 10.	Power supply thresholds	. 47
Figure 14.	High-speed external clock source AC timing diagram	. 61
Figure 15.	Low-speed external clock source AC timing diagram	. 62
Figure 16.	HSE oscillator circuit diagram	. 63
Figure 17.	Typical application with a 32.768 kHz crystal	. 64
Figure 18.	I/O AC characteristics definition	. 75
Figure 19.	Recommended NRST pin protection	
Figure 20.	I ² C bus AC waveforms and measurement circuit	
Figure 21.	SPI timing diagram - slave mode and CPHA = 0	. 80
Figure 22.	SPI timing diagram - slave mode and CPHA = 1 ⁽¹⁾	. 80
Figure 23.	SPI timing diagram - master mode ⁽¹⁾	. 81
Figure 24.	USB timings: definition of data signal rise and fall time	
Figure 25.	ADC accuracy characteristics	. 85
Figure 26.	Typical connection diagram using the ADC	
Figure 27.	Power supply and reference decoupling (V _{REF+} not connected to V _{DDA})	
Figure 28.	Power supply and reference decoupling (V _{REF+} connected to V _{DDA})	
Figure 29.	12-bit buffered /non-buffered DAC	. 89
Figure 30.	VFQFPN48 7 x 7 mm, 0.5 mm pitch, package outline · · · · · · · · · · · · · · · · · · ·	94
Figure 31.	Recommended footprint (dimensions in mm)(1)	94
Figure 32.	Recommended PCB design rules for pads (0.5 mm pitch BGA)	. 95
Figure 33.	TFBGA64 - 8 x 8 active ball array, 5 x 5 mm, 0.5 mm pitch, package outline	. 96
Figure 34.	UFBGA100 - ultra fine pitch ball grid array, 7 x 7 mm, 0.50 mm pitch,	
	package outline	. 97
Figure 35.	LQFP100, 14 x 14 mm, 100-pin low-profile quad flat package outline	. 98
Figure 36.	Recommended footprint ⁽¹⁾	
Figure 37.	LQFP64, 10 x 10 mm, 64-pin low-profile quad flat package outline	
Figure 38.	Recommended footprint ⁽¹⁾	
Figure 39.	LQFP48, 7 x 7 mm, 48-pin low-profile quad flat package outline	100
Figure 40.	Recommended footprint ⁽¹⁾	100
Figure 41	LOFP100 Pp max vs. Ta	103



1 Introduction

This datasheet provides the ordering information and mechanical device characteristics of the STM32L151xx and STM32L152xx ultralow power ARM Cortex[™]-based microcontrollers product line.

The ultralow power STM32L15xxx family includes devices in 3 different package types: from 48 pins to 100 pins. Depending on the device chosen, different sets of peripherals are included, the description below gives an overview of the complete range of peripherals proposed in this family.

These features make the ultralow power STM32L15xxx microcontroller family suitable for a wide range of applications:

- Medical and handheld equipment
- Application control and user interface
- PC peripherals, gaming, GPS and sport equipment
- Alarm systems, Wired and wireless sensors, Video intercom
- Utility metering

For information on the Cortex[™]-M3 core please refer to the Cortex[™]-M3 Technical Reference Manual, available from the *www.arm.com* website at the following address: http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0337g.

Figure 1 shows the general block diagram of the device family.

2 Description

The ultralow power STM32L15xxx incorporates the connectivity power of the universal serial bus (USB) with the high-performance ARM Cortex[™]-M3 32-bit RISC core operating at a 32 MHz frequency, a memory protection unit (MPU), high-speed embedded memories (Flash memory up to 128 Kbytes and RAM up to 16 Kbytes), and an extensive range of enhanced I/Os and peripherals connected to two APB buses. All devices offer a 12-bit ADC, 2 DACs and 2 ultralow power comparators, six general-purpose 16-bit timers and two basic timers, which can be used as time bases. Moreover, the STM32L15xxx devices contain standard and advanced communication interfaces: up to two I²Cs and SPIs, three USARTs and a USB. They also include a real-time clock and a set of backup registers that remain powered in Standby mode. Finally, the integrated LCD controller has a built-in LCD voltage generator that allows you to drive up to 8 multiplexed LCDs with contrast independent of the supply voltage.

The ultralow power STM32L15xxx operates from a 1.8 to 3.6 V power supply (down to 1.65 V at power down) with BOR and from a 1.65 to 3.6 V power supply without BOR option. It is available in the -40 to +85 $^{\circ}$ C temperature range. A comprehensive set of power-saving modes allows the design of low-power applications

2.1 Device overview

Table 2. Ultralow power STM32L15xxx device features and peripheral counts

Per	ipheral	STM32	STM32L15xCx		L15xRx	STM32L15xVx		
Flash - Kbytes	64	128	64	128	64	128		
RAM - Kbytes		10	16	10	16	10	16	
Timers	General-purpose	(6	(6	(6	
Timers	Basic	2	2	2	2	2	2	
	SPI	2	2	2	2	2	2	
Communication	I ² C		2		2		2	
interfaces	USART	(3	(3	(3	
	USB	-	1	-	1	-	1	
GPIOs		3	7	51		83		
12-bit synchronia		1		1		1		
Number of chann	nels	16 channels		20 channels		24 channels		
12-bit DAC		2		2		2		
Number of chann	nels	2		2		2		
LCD (STM32L152	2xx Only)			4x32		4x44		
COM x SEG		4x16		8x28		8x40		
Comparator		2		2	2	2		
CPU frequency		32 MHz						
		1.8	3 V to 3.6 V	(down to		power-dov	vn)	
Operating voltag	with BOR option 1.65 V to 3.6 V (down to 1.65 V at power-down) without BOR option							
Operating tempe	Ambient temperatures: –40 to Junction temperature: –40 to -							
Packages		LQFP48, VFQFN48		LQFP64, BGA64		LQFP100, BGA100		







2.2 Ultralow power device continuum

The ultralow power STM32L151xx and STM32L152xx are fully pin-to-pin, software and feature compatible. Besides the full compatibility within the family, the devices are part of STMicroelectronics microcontrollers ultralow power strategy which also includes STM8L101xx and STM8L15xx devices. The STM8L and STM32L families allow a continuum of performance, peripherals, system architecture and features.

They are all based on STMicroelectronics 0.13 µm ultralow leakage process.

Note:

The ultralow power STM32L and general-purpose STM32Fxxxx families are pin-to-pin compatible. The STM8L15xxx devices are pin-to-pin compatible with the STM8L101xx devices. Please refer to the STM32F and STM8L documentation for more information on these devices.

2.2.1 Performance

All families incorporate highly energy-efficient cores with both Harvard architecture and pipelined execution: advanced STM8 core for STM8L families and ARM Cortex[™]-M3 core for STM32L family. In addition specific care for the design architecture has been taken to optimize the mA/DMIPS and mA/MHz ratios.

This allows the ultralow power performance to range from 5 up to 33.3 DMIPs.

2.2.2 Shared peripherals

STM8L15xxx and STM32L15xxx share identical peripherals which ensure a very easy migration from one family to another:

- Analog peripherals: ADC, DAC, and comparators
- Digital peripherals: RTC and some communication interfaces

2.2.3 Common system strategy

To offer flexibility and optimize performance, the STM8L15xx and STM32L15xx families use a common architecture:

- Same power supply range from 1.65 V to 3.6 V, (1.65 V at power down only for STM8L15xx devices)
- Architecture optimized to reach ultralow consumption both in low power modes and Run mode
- Fast startup strategy from low power modes
- Flexible system clock
- Ultrasafe reset: same reset strategy including power-on reset, power-down reset, brownout reset and programmable voltage detector.

2.2.4 Features


ST ultralow power continuum also lies in feature compatibility:

- More than 10 packages with pin count from 20 to 100 pins and size down to 3 x 3 mm
- Memory density ranging from 4 to 128 Kbytes

Functional overview 3

Figure 1 shows the block diagrams.

Ultralow power STM32L15xxx block diagram



- 1. $T_A = -40$ °C to +105 °C (junction temperature up to 125 °C).
- 2. AF = alternate function on I/O port pin.

3.1 Low power modes

The ultralow power STM32L15xxx supports dynamic voltage scaling to optimize its power consumption in run mode. The voltage from the internal low-drop regulator that supplies the logic can be adjusted according to the system's maximum operating frequency and the external voltage supply. When executing from Flash memory, the consumptions are:

- In range 1 (V_{DD} range limited to 2.0-3.6 V), with the CPU running at up to 32 MHz, the consumption is: 290 μA/MHz
- In range 2 (full V_{DD} range), with a maximum CPU frequency of 16 MHz, the consumption is: 235 μA/MHz
- In range 3 (full V_{DD} range), with a maximum CPU frequency limited to 4 MHz (generated only with the multispeed internal RC oscillator clock source), the consumption is: 200 μA/MHz.

Seven low power modes are provided to achieve the best compromise between low power consumption, short startup time and available wakeup sources:

Sleep mode

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs. The Sleep mode power consumption at 16 MHz is of about 1 mA with all peripherals off.

Low power run mode

This mode is achieved with the multispeed internal (MSI) RC oscillator set to the minimum clock (64 kHz), execution from SRAM or Flash memory, and internal regulator in low power mode to minimize the regulator's operating current. In the Low power run mode, the clock frequency and the number of enabled peripherals are both limited.

The Low power run mode consumption can be as low as 10.5 μ A when executing code from RAM at 32 kHz.

Low power sleep mode

This mode is achieved by entering the Sleep mode with the internal voltage regulator in Low power mode to minimize the regulator's operating current. In the Low power sleep mode, both the clock frequency and the number of enabled peripherals are limited; a typical example would be to have a timer running at 32 kHz.

When wakeup is triggered by an event or an interrupt, the system reverts to the run mode with the regulator on. The Low power sleep mode consumption is as low as 4 μ A when no peripheral is enabled. It is of 5 μ A with one timer operating at 32 kHz.

Stop mode (with or without RTC)

The Stop mode achieves the lowest power consumption while retaining the RAM and register contents. All clocks in the V_{CORE} domain are stopped, the PLL, MSI RC, HSI RC and HSE crystal oscillators are disabled. The voltage regulator is in the low power mode

The device can be woken up from the Stop mode by any of the EXTI line, in 8 μ s. The EXTI line source can be one of the 16 external lines, the PVD output, the RTC alarm(s), the USB wakeup, the RTC tamper event, the RTC timestamp event, the RTC Wakeup, the Comparator 1 event or Comparator 2 event. The Stop mode consumption with the RTC on the LSE is of 1.3 μ A (at 1.8 V) and 1.6 μ A (at 3.0 V). The Stop mode consumption without the RTC is of 0.5 μ A.

Standby mode (with or without RTC)

The Standby mode is used to achieve the lowest power consumption. The internal voltage regulator is switched off so that the entire V_{CORE} domain is powered off. The

PLL, MSI RC, HSI RC and HSE crystal oscillators are also switched off. After entering Standby mode, the RAM and register contents are lost except for registers in the Standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE Crystal 32K osc, RCC CSR).

The device exits the Standby mode in 60 μ s when an external reset (NRST pin), an IWDG reset, a rising edge on one of the three WKUP pins, RTC alarm (Alarm A or Alarm B), RTC tamper event, RTC timestamp event or RTC Wakeup event. The Standby mode consumption is of 1 μ A (at 1.8 V) and 1.3 μ A (at 3.0 V) with the RTC on, and of 270 nA with the RTC off.

Note:

The RTC, the IWDG, and the corresponding clock sources are not stopped by entering the Stop or Standby mode.

3.2 ARM[®] Cortex[™]-M3 core with MPU

The ARM CortexTM-M3 processor is the latest generation of ARM processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

The ARM Cortex[™]-M3 32-bit RISC processor features exceptional code-efficiency, delivering the high-performance expected from an ARM core in the memory size usually associated with 8- and 16-bit devices.

The memory protection unit (MPU) improves system reliability by defining the memory attributes (such as read/write access permissions) for different memory regions. It provides up to eight different regions and an optional predefined background region.

Owing to its embedded ARM core, the STM32L15xxx is compatible with all ARM tools and software.

Nested vectored interrupt controller (NVIC)

The ultralow power STM32L15xxx embeds a nested vectored interrupt controller able to handle up to 45 maskable interrupt channels (not including the 16 interrupt lines of Cortex™-M3) and 16 priority levels.

- Closely coupled NVIC gives low-latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of *late arriving*, higher-priority interrupts
- Support for tail-chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimal interrupt latency.

4

3.3 Reset and supply management

3.3.1 Power supply schemes

- $V_{DD} = 1.65$ to 3.6 V: external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{SSA}, V_{DDA} = 1.65 to 3.6 V: external analog power supplies for ADC, reset blocks, RCs and PLL (minimum voltage to be applied to V_{DDA} is 1.8 V when the ADC is used).
 V_{DDA} and V_{SSA} must be connected to V_{DD} and V_{SS}, respectively.

3.3.2 Power supply supervisor

The device has an integrated ZEROPOWER power-on reset (POR)/power-down reset (PDR) that can be coupled with a brownout reset (BOR) circuitry.

For devices operating between 1.8 and 3.6 V, the BOR is always active at power-on and ensures proper operation starting from 1.8 V. After the 1.8 V BOR threshold is reached, the option byte loading process starts, either to confirm or modify default thresholds, or to disable BOR permanently (in which case, the V_{DD} min value at power down is 1.65 V). Five BOR thresholds are available through option bytes, starting from 1.8 V to 3 V. To reduce the power consumption in Stop mode, it is possible to automatically switch off the internal reference voltage (V_{REFINT}) in Stop mode. The device remains in reset mode when V_{DD} is below a specified threshold, $V_{POR/PDR}$ or V_{BOR} , without the need for any external reset circuit.

Note:

The start-up time at power-on is typically 3.3 ms. For devices operating between 1.65 V and 3.6 V, the BOR is permanently disabled. Consequently, the start-up time at power-on can be decreased down to 1ms typically.

The device features an embedded programmable voltage detector (PVD) that monitors the V_{DD}/V_{DDA} power supply and compares it to the V_{PVD} threshold. This PVD offers 7 different levels between 1.85 V and 3.05 V, chosen by software, with a step around 200 mV. An interrupt can be generated when V_{DD}/V_{DDA} drops below the V_{PVD} threshold and/or when V_{DD}/V_{DDA} is higher than the V_{PVD} threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

3.3.3 Voltage regulator

The regulator has three operation modes: main (MR), low power (LPR) and power down.

- MR is used in Run mode (nominal regulation)
- LPR is used in the Low-power run, Low-power sleep and Stop modes
- Power down is used in Standby mode: the regulator output is high impedance: the kernel circuitry is powered down, inducing zero consumption (but the contents of the registers and RAM are lost are lost except for the standby circuitry (wakeup logic, IWDG, RTC, LSI, LSE crystal 32K osc, RCC CSR)

3.3.4 Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from Flash memory
- Boot from System Memory
- Boot from embedded RAM

The boot loader is located in System Memory. It is used to reprogram the Flash memory by using USART1 or USART2. For further details please refer to AN2606.

3.4 Clock management

The clock controller distributes the clocks coming from different oscillators to the core and the peripherals. It also manages clock gating for low power modes and ensures clock robustness. It features:

- Clock prescaler: to get the best tradeoff between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler
- **Safe clock switching**: clock sources can be changed safely on the fly in run mode through a configuration register.
- **Clock management**: to reduce power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- Master clock source: three different clock sources can be used to drive the master clock:
 - 1-24 MHz high-speed external crystal (HSE), that can supply a PLL
 - 16 MHz high-speed internal RC oscillator (HSI), trimmable by software, that can supply a PLL
 - Multispeed internal RC oscillator (MSI), trimmable by software, able to generate 7 frequencies (64 kHz, 128 kHz, 256 kHz, 512 kHz, 1.02 MHz, 2.05 MHz, 4.1 MHz) with a consumption proportional to speed, down to 750 nA typical. When a 32.768 kHz clock source is available in the system (LSE), the MSI frequency can be trimmed by software down to a ±0.5% accuracy.
- Auxiliary clock source: two ultralow power clock sources that can be used to drive the LCD controller and the real-time clock:
 - 32.768 kHz low-speed external crystal (LSE)
 - 37 kHz low-speed internal RC (LSI), also used to drive the independent watchdog.
 The LSI clock can be measured using the high-speed internal RC oscillator for greater precision.
- RTC and LCD clock sources: the LSI, LSE or HSE sources can be chosen to clock the RTC and the LCD, whatever the system clock.
- USB clock source: the embedded PLL has a dedicated 48 MHz clock output to supply the USB interface.
- Startup clock: after reset, the microcontroller restarts by default with an internal 2 MHz clock (MSI). The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.
- Clock security system (CSS): this feature can be enabled by software. If a HSE clock failure occurs, the master clock is automatically switched to HSI and a software interrupt is generated if enabled.
- Clock-out capability (MCO: microcontroller clock output): it outputs one of the internal clocks for external use by the application.

Several prescalers allow the configuration of the AHB frequency, the high-speed APB (APB2) and the low-speed APB (APB1) domains. The maximum frequency of the AHB and the APB domains is 32 MHz. See *Figure 2* for details on the clock tree.






Figure 2. Clock tree

3. For the USB function to be available, both HSE and PLL must be enabled, with the CPU running at either 24 MHz or 32 MHz.

3.5 Low power real-time clock and backup registers

The real-time clock (RTC) is an independent BCD timer/counter. Dedicated registers contain the second, minute, hour (12/24 hour), week day, date, month, year, in BCD (binary-coded decimal) format. Correction for 28, 29 (leap year), 30, and 31 day of the month are made

automatically. The RTC provides a programmable alarm and programmable periodic interrupts with wakeup from Stop and Standby modes.

- The programmable wakeup time ranges from 120 μs to 36 hours
- Stop mode consumption with LSI and Auto-wakeup: 1.2 μ A (at 1.8 V) and 1.4 μ A (at 3.0 V)
- Stop mode consumption with LSE, calendar and Auto-wakeup: 1.3 μ A (at 1.8V), 1.6 μ A (at 3.0 V)

The RTC can be calibrated with an external 512 Hz output, and a digital compensation circuit helps reduce drift due to crystal deviation.

There are twenty 32-bit backup registers provided to store 80 bytes of user application data. They are cleared in case of tamper detection.

3.6 GPIOs (general-purpose inputs/outputs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions, and can be individually remapped using dedicated AFIO registers. All GPIOs are high-current-capable except for analog pins. The alternate function configuration of I/Os can be locked if needed following a specific sequence in order to avoid spurious writing to the I/O registers. The I/O controller is connected to the AHB with a toggling speed of up to 16 MHz.

External interrupt/event controller (EXTI)

The external interrupt/event controller consists of 23 edge detector lines used to generate interrupt/event requests. Each line can be individually configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register maintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the Internal APB2 clock period. Up to 83 GPIOs can be connected to the 16 external interrupt lines.

3.7 Memories

The STM32L15xxx devices have the following features:

- Up to 16 Kbyte of embedded RAM accessed (read/write) at CPU clock speed with 0 wait states. With the enhanced bus matrix, operating the RAM does not lead to any performance penalty during accesses to the system bus (AHB and APB buses).
- The non-volatile memory is divided into three arrays:
 - 64 or 128 Kbyte of embedded Flash program memory
 - 4 Kbyte of data EEPROM
 - Options bytes

The options bytes are used to write-protect the memory (with 4 KB granularity) and/or readout-protect the whole memory with the following options:

- Level 0: no readout protection
- Level 1: memory readout protection, the Flash memory cannot be read from or written to if either debug features are connected or boot in RAM is selected
- Level 2: chip readout protection, debug features (Cortex-M3 JTAG and serial wire) and boot in RAM selection disabled (JTAG fuse)

The whole non-volatile memory embeds the error correction code (ECC) feature.

3.8 DMA (direct memory access)

The flexible 7-channel, general-purpose DMA is able to manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers. The DMA controller supports circular buffer management, avoiding the generation of interrupts when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with software trigger support for each channel. Configuration is done by software and transfer sizes between source and destination are independent.

The DMA can be used with the main peripherals: SPI, I^2C , USART, general-purpose timers and ADC.

3.9 LCD (liquid crystal display)

The LCD drives up to 8 common terminals and 44 segment terminals to drive up to 320 pixels.

- Internal step-up converter to guarantee functionality and contrast control irrespective of V_{DD}. This converter can be deactivated, in which case the V_{LCD} pin is used to provide the voltage to the LCD
- Supports static, 1/2, 1/3, 1/4 and 1/8 duty
- Supports static, 1/2, 1/3 and 1/4 bias
- Phase inversion to reduce power consumption and EMI
- Up to 8 pixels can be programmed to blink
- Unneeded segments and common pins can be used as general I/O pins
- LCD RAM can be updated at any time owing to a double-buffer
- The LCD controller can operate in Stop mode

3.10 ADC (analog-to-digital converter)

A 12-bit analog-to-digital converters is embedded into STM32L15xxx devices with up to 24 external channels, performing conversions in single-shot or scan mode. In scan mode, automatic conversion is performed on a selected group of analog inputs.

The ADC can be served by the DMA controller.

An analog watchdog feature allows very precise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted voltage is outside the programmed thresholds.

The events generated by the general-purpose timers (TIMx) can be internally connected to the ADC start trigger and injection trigger, to allow the application to synchronize A/D conversions and timers.

The ADC includes a specific low power mode. The converter is able to operate at maximum speed even if the CPU is operating at a very low frequency and has an auto-shutdown function. The ADC's runtime and analog front-end current consumption are thus minimized whatever the MCU operating mode.

Temperature sensor

The temperature sensor has to generate a voltage that varies linearly with temperature. The conversion range is between 1.8 V < V_{DDA} < 3.6 V. The temperature sensor is internally connected to the ADC_IN16 input channel.

3.11 DAC (digital-to-analog converter)

The two 12-bit buffered DAC channels can be used to convert two digital signals into two analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in non-inverting configuration.

This dual digital Interface supports the following features:

- two DAC converters: one for each output channel
- up to 10-bit output
- left or right data alignment in 12-bit mode
- synchronized update capability
- noise-wave generation
- triangular-wave generation
- dual DAC channels' independent or simultaneous conversions
- DMA capability for each channel (including the underrun interrupt)
- external triggers for conversion
- input reference voltage V_{REF+}

Eight DAC trigger inputs are used in the STM32L15xxx. The DAC channels are triggered through the timer update outputs that are also connected to different DMA channels.

3.12 Ultralow power comparators and reference voltage

The STM32L15xxx embeds two comparators sharing the same current bias and reference voltage. The reference voltage can be internal or external (coming from an I/O).

- one comparator with fixed threshold
- one comparator with rail-to-rail inputs, fast or slow mode. The threshold can be one of the following:
 - DAC output
 - External I/O
 - Internal reference voltage (V_{REFINT}) or V_{REFINT} submultiple (1/4, 1/2, 3/4)

Both comparators can wake up from Stop mode, and be combined into a window comparator.

The internal reference voltage is available externally via a low power / low current output buffer (driving current capability of 1 µA typical).

3.13 Routing interface

This interface controls the internal routing of I/Os to TIM2, TIM3, TIM4 and to the comparator and reference voltage output.

3.14 Timers and watchdogs

The ultralow power STM32L15xxx devices include six general-purpose timers, two basic timers and two watchdog timers.

Table 3 compares the features of the general-purpose and basic timers.

Table 3. Timer feature comparison

Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/compare channels	Complementary outputs
TIM2, TIM3, TIM4	16-bit	Up, down, up/down	Any integer between 1 and 65536	Yes	4	No
TIM9	16-bit	Up	Any integer between 1 and 65536	No	2	No
TIM10, TIM11	16-bit	Up	Any integer between 1 and 65536	No	1	No
TIM6, TIM7	16-bit	Up	Any integer between 1 and 65536	Yes	0	No

3.14.1 General-purpose timers (TIM2, TIM3, TIM4, TIM9, TIM10 and TIM11)

There are six synchronizable general-purpose timers embedded in the STM32L15xxx devices (see *Table 3* for differences).

TIM2, TIM3, TIM4

These timers are based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. They feature 4 independent channels each for input capture/output compare, PWM or one-pulse mode output. This gives up to 12 input captures/output compares/PWMs on the largest packages.

The TIM2, TIM3, TIM4 general-purpose timers can work together or with the TIM10, TIM11 and TIM9 general-purpose timers via the Timer Link feature for synchronization or event chaining. Their counter can be frozen in debug mode. Any of the general-purpose timers can be used to generate PWM outputs.

TIM2, TIM3, TIM4 all have independent DMA request generation.

These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

TIM10, TIM11 and TIM9

These timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler. TIM10 and TIM11 feature one independent channel, whereas TIM9 has two independent channels for input capture/output compare, PWM or one-pulse mode output. They can be synchronized with the TIM2, TIM3, TIM4 full-featured general-purpose timers.

They can also be used as simple time bases and be clocked by the LSE clock source (32.768 kHz) to provide time bases independent from the main CPU clock.

3.14.2 Basic timers (TIM6 and TIM7)

These timers are mainly used for DAC trigger generation. They can also be used as generic 16-bit time bases.

3.14.3 SysTick timer

This timer is dedicated to the OS, but could also be used as a standard downcounter. It is based on a 24-bit downcounter with autoreload capability and a programmable clock source. It features a maskable system interrupt generation when the counter reaches 0.

3.14.4 Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 37 kHz internal RC and, as it operates independently of the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes. The counter can be frozen in debug mode.

3.14.5 Window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in debug mode.

3.15 Communication interfaces

3.15.1 I2C bus

Up to two I²C bus interfaces can operate in multimaster and slave modes. They can support standard and fast modes.

They support dual slave addressing (7-bit only) and both 7- and 10-bit addressing in master mode. A hardware CRC generation/verification is embedded.

They can be served by DMA and they support SM Bus 2.0/PM Bus.

3.15.2 Universal synchronous/asynchronous receiver transmitter (USART)

All USART interfaces are able to communicate at speeds of up to 4 Mbit/s. They provide hardware management of the CTS and RTS signals. They support IrDA SIR ENDEC, are ISO 7816 compliant and have LIN Master/Slave capability.

All USART interfaces can be served by the DMA controller.

3.15.3 Serial peripheral interface (SPI)

Up to two SPIs are able to communicate at up to 16 Mbits/s in slave and master modes in full-duplex and simplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card/MMC modes.

Both SPIs can be served by the DMA controller.

3.15.4 Universal serial bus (USB)

The STM32L15xxx embeds a USB device peripheral compatible with the USB full-speed 12 Mbit/s. The USB interface implements a full-speed (12 Mbit/s) function interface. It has software-configurable endpoint setting and supports suspend/resume. The dedicated 48 MHz clock is generated from the internal main PLL (the clock source must use a HSE crystal oscillator).

3.16 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit is used to get a CRC code from a 32-bit data word and a fixed generator polynomial.

Among other applications, CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The CRC calculation unit helps compute a signature of the software during runtime, to be compared with a reference signature generated at link-time and stored at a given memory location.

3.17 Development support

Serial wire JTAG debug port (SWJ-DP)

The ARM SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target. The JTAG TMS and TCK pins are shared with SWDIO and SWCLK, respectively, and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.

The JTAG port can be permanently disabled with a JTAG fuse.

Embedded Trace Macrocell™


The ARM® Embedded Trace Macrocell provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the STM32L15xxx through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. The TPA is connected to a host computer using USB, Ethernet, or any other high-speed channel. Real-time instruction and data flow activity can be recorded and then formatted for display on the host computer running debugger software. TPA hardware is commercially available from common development tool vendors. It operates with third party debugger software tools.

4 Pin descriptions

Figure 3. STM32L15xxx UFBGA100 ballout

Figure	3. STW32L	DXXX UFBU	A100 ballo	ut						
	1 2	3 4	5 6	7	8	9	10	11	12	1
Α	PE3 PE1	PB8 BOOTO	PD7 PD5	PB4	PB3	PA15	PA14	PA13	PA12	
В	PE4 PE2	PB9 PB7	PB6 PD6	PD4	PD3	PD1	PC12	PC10	PA11)	
С	PC13 PTC_AF1	PEO VDD_3	PB5	` 	PD2	PD0	PC11	PH2	PA10	
D	WKUP2 PC14 PE6 OSC32_IN WUKP	3 (VSS_)3					PA9	PA8	PC9	
E	PC15 (VLCI) OSC32_OUT	VSS_4					PC8	PC7	PC6	
F	PHO IN VSS 5			1				VSS_2	VSS_1	
G	PH1 OSC_OUTVDD_5							VDD_2	VDD_1	
Н	PC0 NRST	VDD_4					PD15	PD14	PD13	
J	VSSA PC1	PC2					PD12	PD11	PD10	
К	VREF- PC3	PA2 PA5	PC4		PD9	PD8	PB15	PB14	PB13	
L	VREF+ (PAO)	PA3 PA6	PC5 (PB2)	PE8	PE10	PE12	PB10	PB11	PB12	
М	(VDD)A (PA1)	PA4 PA7	PB0 PB1	PE7	PE9	PE1)	PE13	PE14	PE15	
									ai17096d	i

Figure 4. STM32L15xxx TFBGA64 ballout






Figure 5. STM32L15xxx LQFP100 pinout

Figure 6. STM32L15xxx LQFP64 pinout





Figure 7. STM32L15xxx LQFP48 pinout






Figure 8. STM32L15xxx VFQFPN48 pinout

Table 4. STM32L15xxx pin definitions

	Pins							-	
LOFP100	LQFP64	4	UFBGA100	LQFP48 or VFQFPN48	Pin name	Туре ⁽¹⁾	I/O Level ⁽²⁾	Main function ⁽³⁾ (after reset)	Alternate functions
1	-		B2	-	PE2	I/O	FT	PE2	TRACECK/LCD_SEG38/TIM3_ETR
2	-		A1	-	PE3	I/O	FT	PE3	TRACED0/LCD_SEG39/TIM3_CH1
3	-		B1	-	PE4	I/O	FT	PE4	TRACED1/TIM3_CH2
4	-		C2	1	PE5	I/O	FT	PE5	TRACED2/TIM9_CH1
5	-		D2	-	PE6	I/O	FT	PE6	TRACED3/WKUP3/TIM9_CH2
6	1	B2	E2	1	V _{LCD} ⁽⁴⁾	S		V _{LCD}	
7	2	A2	C1	2	PC13- RTC_AF1	I/O	FT	PC13	RTC_AF1/WKUP2
8	3	A1	D1	3	PC14- OSC32_IN	I/O		PC14	OSC32_IN
9	4	B1	E1	4	PC15- OSC32_OUT	I/O		PC15	OSC32_OUT
10	-		F2		V _{SS_5}	S		V _{SS_5}	
11	-	-	G2	-	V_{DD_5}	S		V_{DD_5}	
12	5	C1	F1	5	PH0- OSC_IN ⁽⁵⁾	I		OSC_IN	PH0
13	6	D1	G1	6	PH1- OSC_OUT	0		OSC_OUT	PH1
14	7	E1	H2	7	NRST	I/O		NRST	
15	8	E3	H1	ı	PC0	1/0	FT	PC0	ADC_IN10/LCD_SEG18/ COMP1_INP
16	9	E2	J2		PC1	I/O	FT	PC1	ADC_IN11/LCD_SEG19/ COMP1_INP
17	10	F2	J3	ı	PC2	1/0	FT	PC2	ADC_IN12/LCD_SEG20/ COMP1_INP
18	11	_(6)	K2	ı	PC3	I/O	FT	PC3	ADC_IN13/LCD_SEG21/ COMP1_INP
19	12	F1	J1	8	V_{SSA}	S		V_{SSA}	
20	-	-	K1	-	V_{REF}	S		V_{REF}	
21	-	G1 (6)	L1	-	V _{REF+}	S		V _{REF+}	
22	13	H1	M1	9	V_{DDA}	S		V_{DDA}	
23	14	G2	L2	10	PA0-WKUP1	I/O	FT	PA0	WKUP1/USART2_CTS/ADC_IN0/TIM2_CH1_ETR/ COMP1_INP

Table 4. STM32L15xxx pin definitions (continued)

		Pi	ns		-				
LOFP100	LQFP64	TFBGA64	UFBGA100	LQFP48 or VFQFPN48	Pin name	Туре ⁽¹⁾	I/O Level ⁽²⁾	Main function ⁽³⁾ (after reset)	Alternate functions
24	15	H2	M2	11	PA1	I/O	FT	PA1	USART2_RTS/ADC_IN1/ TIM2_CH2/LCD_SEG0/ COMP1_INP
25	16	F3	КЗ	12	PA2	I/O	FT	PA2	USART2_TX/ADC_IN2/ TIM2_CH3/TIM9_CH1/ LCD_SEG1/COMP1_INP
26	17	G3	L3	13	PA3	I/O	FT	PA3	USART2_RX/ADC_IN3/TIM2_CH4/TIM9_CH2/ LCD_SEG2/COMP1_INP
27	18	C2	E3	-	V _{SS_4}	S		V _{SS_4}	
28	19	D2	НЗ	-	V _{DD_4}	S		V_{DD_4}	
29	20	НЗ	МЗ	14	PA4	I/O		PA4	SPI1_NSS/ USART2_CK/ ADC_IN4/DAC_OUT1/COMP1_INP
30	21	F4	K4	15	PA5	I/O		PA5	SPI1_SCK/ADC_IN5/ DAC_OUT2/TIM2_CH1_ETR/COMP1_INP
31	22	G4	L4	16	PA6	I/O	FT	PA6	SPI1_MISO/ADC_IN6/TIM3_CH1/TIM1_BKIN/ LCD_SEG3/TIM10_CH1/ COMP1_INP
32	23	H4	M4	17	PA7	I/O	FT	PA7	SPI1_MOSI/ADC_IN7/TIM3_CH2/TIM1_CH1N/ LCD_SEG4/TIM11_CH1/COMP1_INP
33	24	H5	K5	-	PC4	I/O	FT	PC4	ADC_IN14/LCD_SEG22/COMP1_INP
34	25	H6	L5	-	PC5	I/O	FT	PC5	ADC_IN15/LCD_SEG23/COMP1_INP
35	26	F5	M5	18	PB0	I/O	FT	PB0	ADC_IN8/TIM3_CH3/LCD_SEG5/ COMP1_INP/VREF_OUT
36	27	G5	M6	19	PB1	I/O	FT	PB1	ADC_IN9/TIM3_CH4/LCD_SEG6/ COMP1_INP/VREF_OUT
37	28	G6	L6	20	PB2	I/O	FT	PB2/BOOT1	
38	-	-	M7	-	PE7	I/O		PE7	ADC_IN22/COMP1_INP
39	-	-	L7	-	PE8	I/O		PE8	ADC_IN23/COMP1_INP
40	-	1	M8	-	PE9	I/O		PE9	ADC_IN24/TIM2_CH1_ETR/COMP1_INP
41	-	1	L8	-	PE10	I/O		PE10	ADC_IN25/TIM2_CH2/COMP1_INP
42	-	-	М9	-	PE11	I/O	FT	PE11	TIM2_CH3
43	-	-	L9	-	PE12	I/O	FT	PE12	TIM2_CH4/SPI1_NSS
44	-	-	M10	-	PE13	I/O	FT	PE13	SPI1_SCK
45	-	-	M11	-	PE14	I/O	FT	PE14	SPI1_MISO
46	-	-	M12	-	PE15	I/O	FT	PE15	SPI1_MOSI

Table 4. STM32L15xxx pin definitions (continued)

Pins					•				
LQFP100	LQFP64	TFBGA64	UFBGA100	LQFP48 or VFQFPN48	Pin name	Type ⁽¹⁾	I/O Level ⁽²⁾	Main function ⁽³⁾ (after reset)	Alternate functions
47	29	G7	L10	21	PB10	I/O	FT	PB10	I2C2_SCL/USART3_TX/TIM2_CH3/LCD_SEG10
48	30	H7	L11	22	PB11	I/O	FT	PB11	I2C2_SDA/ USART3_RX/TIM2_CH4/LCD_SEG11
49	31	D6	F12	23	V_{SS_1}	S		V_{SS_1}	
50	32	E6	G12	24	V_{DD_1}	S		V_{DD_1}	
51	33	H8	L12	25	PB12	0	FT	PB12	SPI2_NSS/I2C2_SMBA/USART3_CK/LCD_SEG12/ ADC_IN18/COMP1_INP/TIM10_CH1
52	34	G8	K12	26	PB13	I/O	FT	PB13	SPI2_SCK/USART3_CTS/LCD_SEG13/ADC_IN19/ COMP1_INP/TIM9_CH1
53	35	F8	K11	27	PB14	I/O	FT	PB14	SPI2_MISO/ USART3_RTS/LCD_SEG14/ADC_IN20/ COMP1_INP/TIM9_CH2
54	36	F7	K10	28	PB15	I/O	FT	PB15	SPI2_MOSI/TIM1_CH3N/LCD_SEG15/ADC_IN21/ COMP1_INP/TIM11_CH1/RTC_50_60Hz
55	1	-	K9	1	PD8	I/O	FT	PD8	USART3_TX/LCD_SEG28
56	-	-	K8	-	PD9	I/O	FT	PD9	USART3_RX/LCD_SEG29
57	-	-	J12	-	PD10	I/O	FT	PD10	USART3_CK/LCD_SEG30
58	-	ı	J11	1	PD11	I/O	FT	PD11	USART3_CTS/LCD_SEG31
59	1	1	J10	1	PD12	I/O	FT	PD12	TIM4_CH1 / USART3_RTS/ LCD_SEG32
60	-	•	H12		PD13	I/O	FT	PD13	TIM4_CH2/LCD_SEG33
61	-	•	H11		PD14	I/O	FT	PD14	TIM4_CH3/LCD_SEG34
62	-	-	H10	-	PD15	I/O	FT	PD15	TIM4_CH4/LCD_SEG35
63	37	F6	E12	-	PC6	I/O	FT	PC6	TIM3_CH1/LCD_SEG24
64	38	E7	E11		PC7	I/O	FT	PC7	TIM3_CH2/LCD_SEG25
65	39	E8	E10		PC8	I/O	FT	PC8	TIM3_CH3/LCD_SEG26
66	40	D8	D12	-	PC9	I/O	FT	PC9	TIM3_CH4/LCD_SEG27
67	41	D7	D11	29	PA8	I/O	FT	PA8	USART1_CK/MCO/LCD_COM0
68	42	C7	D10	30	PA9	I/O	FT	PA9	USART1_TX / LCD_COM1
69	43	C6	C12	31	PA10	I/O	FT	PA10	USART1_RX / LCD_COM2
70	44	C8	B12	32	PA11	I/O	FT	PA11	USART1_CTS/ USBDM/SPI1_MISO
71	45	B8	A12	33	PA12	I/O	FT	PA12	USART1_RTS/USBDP/SPI1_MOSI
72	46	A8	A11	34	PA13	I/O	FT	JTMS/SWDIO	PA13

Table 4. STM32L15xxx pin definitions (continued)

		Piı			ZETOXXX PIII			,						
LOFP100	LQFP64	TFBGA64	UFBGA100	LQFP48 or VFQFPN48	Pin name	Type ⁽¹⁾	//O Level ⁽²⁾	Main function ⁽³⁾ (after reset)	Alternate functions					
73	-		C11		PH2	I/O	FT	PH2	I2C2_SMBA					
74	47	D5	F11	35	V _{SS_2}	S		V _{SS_2}						
75	48	E 5	G11	36	V_{DD_2}	S		V_{DD_2}						
76	49	Α7	A10	37	PA14	I/O	FT	JTCK/SWCLK	PA14					
77	50	A6	A9	38	PA15	I/O	FT	JTDI	TIM2_CH1_ETR/ PA15/SPI1_NSS/LCD_SEG17					
78	51	В7	B11	-	PC10	I/O	FT	PC10	USART3_TX/LCD_SEG28/LCD_SEG40/ LCD_COM4					
79	52	B6	C10	-	PC11	I/O	FT	PC11	USART3_RX/LCD_SEG29/LCD_SEG41/LCD_COM5					
80	53	C5	B10		PC12	I/O	FT	PC12	USART3_CK/LCD_SEG30/LCD_SEG42/LCD_COM6					
81	5	C1	C9	5	PD0	I/O	FT	OSC_IN	SPI2_NSS/TIM9_CH1					
82	6	D1	В9	6	PD1	I/O	FT	OSC_OUT	SPI2_SCK					
83	54	B5	C8		PD2	I/O	FT	PD2	TIM3_ETR/LCD_SEG31/LCD_SEG43/LCD_COM7					
84	-	-	B8	1	PD3	I/O	FT	PD3	USART2_CTS/SPI2_MISO					
85	-	-	В7	1	PD4	I/O	FT	PD4	USART2_RTS/SPI2_MOSI					
86	-		A6		PD5	I/O	FT	PD5	USART2_TX					
87	-		B6		PD6	I/O	FT	PD6	USART2_RX					
88	-		A5		PD7	I/O	FT	PD7	USART2_CK/TIM9_CH2					
89	55	A 5	A8	39	PB3	I/O	FT	JTDO	TIM2_CH2 / PB3/TRACESWO SPI1_SCK/COMP2_INM/LCD_SEG7					
90	56	A 4	A7	40	PB4	I/O	FT	JNTRST	TIM3_CH1/ PB4/ SPI1_MISO/COMP2_INP/LCD_SEG8					
91	57	C4	C5	41	PB5	I/O	FT	PB5	I2C1_SMBAI/TIM3_CH2 /SPI1_MOSI/COMP2_INP/LCD_SEG9					
92	58	D3	B5	42	PB6	I/O	FT	PB6	I2C1_SCL/TIM4_CH1/ USART1_TX/LCD_SEG8					
93	59	СЗ	B4	43	PB7	I/O	FT	PB7	I2C1_SDA/TIM4_CH2/ USART1_RX/PVD_IN					
94	60	B4	A4	44	воото	I		воото						
95	61	ВЗ	А3	45	PB8	I/O	FT	PB8	TIM4_CH3/I2C1_SCL / LCD_SEG16/TIM10_CH1					
96	62	АЗ	ВЗ	46	PB9	I/O	FT	PB9	TIM4_CH4/I2C1_SDA/LCD_COM3 / TIM11_CH1					
97	-	-	СЗ	-	PE0	I/O	FT	PE0	TIM4_ETR/LCD_SEG36 /TIM10_CH1					

Table 4. STM32L15xxx pin definitions (continued)

	P		าร						
LOFP100	LQFP64	TFBGA64	UFBGA100	LQFP48 or VFQFPN48	Pin name	Type ⁽¹⁾	I/O Level ⁽²⁾	Main function ⁽³⁾ (after reset)	Alternate functions
98			A2	-	PE1	I/O	FT	PE1	LCD_SEG37/TIM11_CH1
99	63	D4	D3	47	V _{SS_3}	V _{SS_3} S		V _{SS_3}	
10 0	64	E4	C4	48	V_{DD_3}	S		V _{DD_3}	

- 1. I = input, O = output, S = supply.
- 2. FT = 5 V tolerant.
- Function availability depends on the chosen device. For devices having reduced peripheral counts, it is always the lower number of peripheral that is included. For example, if a device has only one SPI and two USARTs, they will be called SPI1 and USART1 & USART2, respectively. Refer to *Table 2 on page 10*.
- 4. Applicable to STM32L152xx devices only. In STM32L151xx devices, this pin should be connected to V_{DD} .
- 5. The pins number 5 and 6 in the LQFP48 and LQFP64 packages, and C1 and C2 in the TFBGA64 package are configured as OSC_IN/OSC_OUT after reset, however the functionality of PH0 and PH1 can be remapped by software on these pins. For more details, refer to the Alternate function I/O and debug configuration section in the STM32L15xxx reference manual (RM0038).
- $6. \quad \text{Unlike in the LQFP64 package, there is no PC3 in the TFBGA64 package. The V_{REF+} functionality is provided instead.}\\$



Table 5. Alternate function input/output

						Digi	tal alter	nate fun	ction nu	ımber						
Port name	AFIO0	AFIO1	AFIO2	AFIO3	AFIO4	AFIO5	AFOI6	AFIO7	AFIO8	AFIO9	AFIO10	AFIO11	AFIO12	AFIO13	AFIO14	AFIO15
	Alternate function															
	SYSTEM	TIM2	TIM3/4	TIM9/10/11	I2C1/2	SPI1/2	N/A	USART 1/2/3	N/A	N/A	USBFS	LCD	N/A	N/A	RI	SYSTEM
воото	воото															
NRST	NRST															
PA0-WKUP1	WKUP1	TIM2_CH1_ ETR						USART2_ CTS							TIMx_IC1	EVENTOUT
PA1		TIM2_CH2						USART2_ RTS				[SEG0]			TIMx_IC2	EVENTOUT
PA2		TIM2_CH3		TIM9_CH1				USART2_ TX				[SEG1]			TIMx_IC3	EVENTOUT
PA3		TIM2_CH4		TIM9_CH2				USART2_ RX				[SEG2]			TIMx_IC4	EVENTOUT
PA4						SPI1_NSS		USART2_ CK							TIMx_IC1	EVENTOUT
PA5		TIM2_CH1_ ETR				SPI1_SCK									TIMx_IC2	EVENTOUT
PA6			TIM3_CH1	TIM10_CH1		SPI1_MISO						[SEG3]			TIMx_IC3	EVENTOUT
PA7			TIM3_CH2	TIM11_CH1		SPI1_MOSI						[SEG4]			TIMx_IC4	EVENTOUT
PA8	мсо							USART1_ CK				[COM0]			TIMx_IC1	EVENTOUT
PA9								USART1_ TX				[COM1]			TIMx_IC2	EVENTOUT
PA10								USART1_ RX				[COM2]			TIMx_IC3	EVENTOUT
PA11						SPI1_MISO		USART1_ CTS			DM				TIMx_IC4	EVENTOUT
PA12						SPI1_MOSI		USART1_ RTS			DP				TIMx_IC1	EVENTOUT
PA13	JTMS-SWDAT														TIMx_IC2	EVENTOUT
PA14	JTCK-SWCLK														TIMx_IC3	EVENTOUT



 Table 5.
 Alternate function input/output (continued)

						Digi	tal alter	nate fund	ction nu	mber						
Port	AFIO0	AFIO1	AFIO2	AFIO3	AFIO4	AFIO5	AFOI6	AFIO7	AFIO8	AFIO9	AFIO10	AFIO11	AFIO12	AFIO13	AFIO14	AFIO15
name	Alternate function															
	SYSTEM	TIM2	TIM3/4	TIM9/10/11	I2C1/2	SPI1/2	N/A	USART 1/2/3	N/A	N/A	USBFS	LCD	N/A	N/A	RI	SYSTEM
PA15	JTDI	TIM2_CH1_ ETR				SPI1_NSS						SEG17			TIMx_IC4	EVENTOUT
PB0			тімз_снз									[SEG5]				EVENTOUT
PB1			TIM3_CH4									[SEG6]				EVENTOUT
PB2	BOOT1															EVENTOUT
PB3	JTDO	TIM2_CH2				SPI1_SCK						[SEG7]				EVENTOUT
PB4	JTRST		TIM3_CH1			SPI1_MISO						[SEG8]				EVENTOUT
PB5			TIM3_CH2		I2C1_SMB AI	SPI1_MOSI						[SEG9]				EVENTOUT
PB6			TIM4_CH1		I2C1_SCL			USART1_ TX								EVENTOUT
PB7			TIM4_CH2		I2C1_SDA			USART1_ RX								EVENTOUT
PB8			TIM4_CH3	TIM10_CH1	I2C1_SCL							SEG16				EVENTOUT
PB9			TIM4_CH4	TIM11_CH1	I2C1_SDA							[COM3]				EVENTOUT
PB10		TIM2_CH3			I2C2_SCL			USART3_ TX				SEG10				EVENTOUT
PB11		TIM2_CH4			I2C2_SDA			USART3_ RX				SEG11				EVENTOUT
PB12				TIM10_CH1	I2C2_SMB AI	SPI2_NSS		USART3_ CK				SEG12				EVENTOUT
PB13				TIM9_CH1		SPI2_SCK		USART3_ CTS				SEG13				EVENTOUT
PB14				TIM9_CH2		SPI2_MISO		USART3_ RTS				SEG14				EVENTOUT
PB15	RTC 50/60 Hz			TIM11_CH1		SPI2_MOSI						SEG15				EVENTOUT
PC0												SEG18			TIMx_IC1	EVENTOUT

 Table 5.
 Alternate function input/output (continued)

		Digital alternate function number														
Port	AFIO0	AFIO1	AFIO2	AFIO3	AFIO4	AFIO5	AFOI6	AFIO7	AFIO8	AFIO9	AFIO10	AFIO11	AFIO12	AFIO13	AFIO14	AFIO15
name		I		l		l	Alte	rnate fur	ction			I.	l	I.	<u> </u>	ı
	SYSTEM	TIM2	TIM3/4	TIM9/10/11	I2C1/2	SPI1/2	N/A	USART 1/2/3	N/A	N/A	USBFS	LCD	N/A	N/A	RI	SYSTEM
PC1												SEG19			TIMx_IC2	EVENTOUT
PC2												SEG20			TIMx_IC3	EVENTOUT
PC3												SEG21			TIMx_IC4	EVENTOUT
PC4												SEG22			TIMx_IC1	EVENTOUT
PC5												SEG23			TIMx_IC2	EVENTOUT
PC6			TIM3_CH1									SEG24			TIMx_IC3	EVENTOUT
PC7			TIM3_CH2									SEG25			TIMx_IC4	EVENTOUT
PC8			TIM3_CH3									SEG26			TIMx_IC1	EVENTOUT
PC9			TIM3_CH4									SEG27			TIMx_IC2	EVENTOUT
PC10								USART3_ TX				COM4 / SEG28 / SEG40			TIMx_IC3	EVENTOUT
PC11								USART3_ RX				COM5 / SEG29 / SEG41			TIMx_IC4	EVENTOUT
PC12								USART3_ CK				COM6 / SEG30 / SEG42			TIMx_IC1	EVENTOUT
PC13- RTC_AF1	RTC_AF1 / WKUP2														TIMx_IC2	EVENTOUT
PC14- OSC32_IN	OSC32_IN														TIMx_IC3	EVENTOUT
PC15- OSC32_OUT	OSC32_OUT														TIMx_IC4	EVENTOUT
PD0				TIM9_CH1		SPI2_NSS									TIMx_IC1	EVENTOUT
PD1						SPI2_SCK									TIMx_IC2	EVENTOUT

Table 5. Alternate function input/output (continued)

		Digital alternate function number														
Port	AFIO0	AFIO1	AFIO2	AFIO3	AFIO4	AFIO5	AFOI6	AFIO7	AFIO8	AFIO9	AFIO10	AFIO11	AFIO12	AFIO13	AFIO14	AFIO15
name		1		l		J	Alte	rnate fur	nction	l	I.	I.	J			
	SYSTEM	TIM2	TIM3/4	TIM9/10/11	I2C1/2	SPI1/2	N/A	USART 1/2/3	N/A	N/A	USBFS	LCD	N/A	N/A	RI	SYSTEM
PD2			TIM3_ETR									COM7 / SEG31 / SEG43			TIMx_IC3	EVENTOUT
PD3						SPI2_MISO		USART2_ CTS							TIMx_IC4	EVENTOUT
PD4						SPI2_MOSI		USART2_ RTS							TIMx_IC1	EVENTOUT
PD5								USART2_ TX							TIMx_IC2	EVENTOUT
PD6								USART2_ RX							TIMx_IC3	EVENTOUT
PD7				TIM9_CH2				USART2_ CK							TIMx_IC4	EVENTOUT
PD8								USART3_ TX				SEG28			TIMx_IC1	EVENTOUT
PD9								USART3_ RX				SEG29			TIMx_IC2	EVENTOUT
PD10								USART3_ CK				SEG30			TIMx_IC3	EVENTOUT
PD11								USART3_ CTS				SEG31			TIMx_IC4	EVENTOUT
PD12			TIM4_CH1					USART3_ RTS				SEG32			TIMx_IC1	EVENTOUT
PD13			TIM4_CH2									SEG33			TIMx_IC2	EVENTOUT
PD14			TIM4_CH3									SEG34			TIMx_IC3	EVENTOUT
PD15			TIM4_CH4									SEG35			TIMx_IC4	EVENTOUT
PE0			TIM4_ETR	TIM10_CH1								SEG36			TIMx_IC1	EVENTOUT
PE1				TIM11_CH1								SEG37			TIMx_IC2	EVENTOUT
PE2	TRACECK		TIM3_ETR									SEG 38			TIMx_IC3	EVENTOUT
PE3	TRACED0		TIM3_CH1									SEG 39			TIMx_IC4	EVENTOUT






 Table 5.
 Alternate function input/output (continued)

Table 3.	71101111		оп тра	voutput ((00::::::	, iou,										
						Digi	tal alter	nate fun	ction nu	ımber						
Port	AFIO0	AFIO1	AFIO2	AFIO3	AFIO4	AFIO5	AFOI6	AFIO7	AFIO8	AFIO9	AFIO10	AFIO11	AFIO12	AFIO13	AFIO14	AFIO15
name		Alternate function														
	SYSTEM	TIM2	TIM3/4	TIM9/10/11	I2C1/2	SPI1/2	N/A	USART 1/2/3	N/A	N/A	USBFS	LCD	N/A	N/A	RI	SYSTEM
PE4	TRACED1		TIM3_CH2												TIMx_IC1	EVENTOUT
PE5	TRACED2			TIM9_CH1*											TIMx_IC2	EVENTOUT
PE6	TRACED3 / WKUP3			TIM9_CH2*											TIMx_IC3	EVENTOUT
PE7															TIMx_IC4	EVENTOUT
PE8															TIMx_IC1	EVENTOUT
PE9		TIM2_CH1_ ETR	-												TIMx_IC2	EVENTOUT
PE10		TIM2_CH2													TIMx_IC3	EVENTOUT
PE11		TIM2_CH3													TIMx_IC4	EVENTOUT
PE12		TIM2_CH4				SPI1_NSS									TIMx_IC1	EVENTOUT
PE13						SPI1_SCK									TIMx_IC2	EVENTOUT
PE14						SPI1_MISO									TIMx_IC3	EVENTOUT
PE15						SPI1_MOSI									TIMx_IC4	EVENTOUT
PH0-OSC_II	NOSC_IN															
PH1- OSC_OUT	OSC_OUT															
PH2																EVENTOUT

5 Memory mapping

The memory map is shown in the following figure.

Figure 9. Memory map



6 Electrical characteristics

6.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS}.

6.1.1 Minimum and maximum values

Unless otherwise specified the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25$ °C and $T_A = T_A$ max (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\Sigma$).

6.1.2 Typical values

Unless otherwise specified, typical data are based on $T_A = 25$ °C, $V_{DD} = 3.3$ V (for the 1.65 V \leq V $_{DD} \leq$ 3.6 V voltage range). They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\Sigma$).

6.1.3 Typical curves

Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

6.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in *Figure 10*.

6.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in *Figure 11*.

Figure 10. Pin loading conditions

Figure 11. Pin input voltage


STM32L15xxx pin

C = 50 pF

ai17851

6.1.6 Power supply scheme


Figure 12. Power supply scheme



Caution: In this figure, the 4.7 μF capacitor must be connected to V_{DD2} .

6.1.7 Current consumption measurement

Figure 13. Current consumption measurement scheme



6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 6: Voltage characteristics*, *Table 7: Current characteristics*, and *Table 8: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 6. Voltage characteristics

Symbol	Ratings	Min	Max	Unit
V _{DD} -V _{SS}	External main supply voltage (including V_{DDA} and V_{DD}) ⁽¹⁾	-0.3	4.0	
V	Input voltage on five-volt tolerant pin ⁽²⁾	V _{SS} -0.3	V _{DD} +4.0	V
V _{IN}	Input voltage on any other pin ⁽³⁾	V _{SS} -0.3	4.0	
l∆V _{DDx} l	Variations between different V _{DD} power pins		50	mV
IV _{SSX} -V _{SS} I	Variations between all different ground pins		50	IIIV
V _{ESD(HBM)}	Electrostatic discharge voltage (human body model)	see Section 6.3.10		

All main power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

Table 7. Current characteristics

Symbol	Ratings	Max.	Unit	
I _{VDD}	Total current into V _{DD} /V _{DDA} power lines (source) ⁽¹⁾	150		
I _{VSS}	5.5			
_	Output current sunk by any I/O and control pin	25		
I _{IO}	Output current sourced by any I/O and control pin	- 25	^	
	Injected current on NRST pin ⁽³⁾	± 5	mA	
I _{INJ(PIN)} (2)	Injected current on five-volt tolerant I/O(4)	+0 / -5		
	Injected current on any other pin (3)	± 5		
ΣΙ _{ΙΝJ(PIN)}	Total injected current (sum of all I/O and control pins) ⁽⁵⁾	± 25		

All main power (V_{DD}, V_{DDA}) and ground (V_{SS}, V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

Positive current injection is not possible on these I/Os. V_{IN} maximum must be respected. Negative current injection is possible and must not exceed I_{INJ(PIN)}.

I_{INJ(PIN)} must never be exceeded (see *Table 7: Current characteristics*). This is implicitly insured if V_{IN} maximum is respected. If V_{IN} maximum cannot be respected, the injection current must be limited externally to the I_{INJ(PIN)} value. A positive injection is induced by V_{IN} > V_{IN}max while a negative injection is induced by V_{IN} < V_{SS}.

^{2.} Negative injection disturbs the analog performance of the device. See note in Section 6.3.15.

I_{INJ(PIN)} must never be exceeded. This is implicitly insured if V_{IN} maximum is respected. If V_{IN} maximum cannot be respected, the injection current must be limited externally to the I_{INJ(PIN)} value. A positive injection is induced by V_{IN} < V_{SS}.

^{4.} Positive current injection is not possible on these I/Os. V_{IN} maximum must be respected. Negative current injection is possible and must not exceed I_{INJ(PIN)}.

5. When several inputs are submitted to a current injection, the maximum ΣI_{INJ(PIN)} is the absolute sum of the positive and negative injected currents (instantaneous values). These results are based on characterization with ΣI_{INJ(PIN)} maximum current injection on four I/O port pins of the device.

Table 8. Thermal characteristics

Symbol	Ratings	Value	Unit
T _{STG}	Storage temperature range	-65 to +150	°C
T _J	Maximum junction temperature	150	°C

6.3 Operating conditions

6.3.1 General operating conditions

Table 9. General operating conditions

Symbol	Parameter	Conditions	Min	Max	Unit
f _{HCLK}	Internal AHB clock frequency		0	32	
f _{PCLK1}	Internal APB1 clock frequency		0	32	MHz
f _{PCLK2}	Internal APB2 clock frequency		0	32	
		BOR detector disabled	1.65	3.6	
V _{DD}	Standard operating voltage	BOR detector enabled, at power on	1.8	3.6	V
		BOR detector disabled, after power on	1.65	3.6	
v (1)	Analog operating voltage (ADC not used)	Must be the same voltage	1.65	3.6	V
V _{DDA} ⁽¹⁾	Analog operating voltage (ADC used)	as V _{DD} ⁽²⁾	1.8	3.6	V
		LQFP100		434	
		LQFP64		444	
P_{D}	Power dissipation at	LQFP48		363	mW
r _D	$T_{A} = 85 {}^{\circ}C^{(\dot{3})}$	LFBGA108		TBD	IIIVV
		TFBGA64		308	
		VFQFN48		TBD	
TA	Tomporature range	Maximum power dissipation	-40	85	°C
IA	Temperature range	Low power dissipation ⁽⁴⁾	-40	C	
TJ	Junction temperature range	-40 °C ≤T _A ≤105 °C	-40	105	°C

^{1.} When the ADC is used, refer to Table 48: ADC characteristics.

^{2.} It is recommended to power V_{DD} and V_{DDA} from the same source. A maximum difference of 300 mV between V_{DD} and V_{DDA} can be tolerated during power-up and operation.

^{3.} If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_J max (see *Table 62: Thermal characteristics on page 101*).

4. In low power dissipation state, T_A can be extended to this range as long as T_J does not exceed T_J max (see *Table 62: Thermal characteristics on page 101*).

Table 10. Functionalities depending on the operating power supply range

	Functi	onalities dep	ending on the op	erating powe	r supply range
Operating power supply range	ADC operation	USB	V _{CORE}	Maximum CPU frequency (f _{CPU} max)	I/O operation
V _{DD} = 1.65 to 1.8 V	Not functional	functional		16 MHz (1ws) 8MHz (0ws)	Degraded speed performance No I/O compensation
V _{DD} = 1.8 to 2.0 V	Conversion time up to 500 Ksps	Not functional	Range 2 or range 3	16 MHz (1ws) 8MHz (0ws)	Degraded speed performance No I/O compensation
V _{DD} = 2.0 to 2.4 V	Conversion time up to 500 Ksps	Functional	Range 1, range 2 or range 3	32 MHz (1ws) 16MHz (0ws)	- Full-speed operation - I/O compensation works
V _{DD} = 2.4 to 3.6 V	Conversion time up to 1 Msps	Functional	Range 1, range 2 or range 3	32 MHz (1ws) 16MHz (0ws)	- Full-speed operation - I/O compensation works

6.3.2 Embedded reset and power control block characteristics

The parameters given in the following table are derived from the tests performed under the ambient temperature condition summarized in *Table 9*.

Table 11. Embedded reset and power control block characteristics


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	V size time mate	BOR detector enabled	0 ⁽¹⁾		∞	
t _{VDD}	V _{DD} rise time rate	BOR detector disabled	TBD		TBD	μs/V
t _{VDD} T _{RSTTEMPO} (1) V _{POR/PDR} V _{BOR0} V _{BOR1} V _{BOR2} V _{BOR3} V _{BOR4} V _{PVD0} V _{PVD1} V _{PVD2} V _{PVD3} V _{PVD4} V _{PVD5}	V _{DD} fall time rate		0 ⁽¹⁾		∞	
T (1)	Dth	V _{DD} rising, BOR enabled		3.3	TBD	
RSTTEMPO''	Reset temporization	V _{DD} rising, BOR disabled		1.1	TBD	ms
V	Power on/power down reset	Falling edge	TBD	1.5	TBD	
V POR/PDR	threshold	Rising edge	TBD	1.5	TBD	
V.	Brown-out reset threshold 0	Falling edge	TBD	1.7	TBD	
VBOR0	Brown-out reset tilleshold o	Rising edge	TBD	1.76	TBD	
V	Brown-out reset threshold 1	Falling edge	TBD	1.93	TBD	
VBOR1	brown-out reset timeshold i	Rising edge	TBD	2.03	TBD	
V	Brown-out reset threshold 2	Falling edge	TBD	2.30	TBD	
▼BOR2	Diowii-out reset tillesiloid 2	Rising edge	TBD	2.41	TBD	
V .	Brown-out reset threshold 3	Falling edge	TBD	2.55	TBD	
VBOR3	brown-out reset timeshold 5	Rising edge	TBD	2.66	TBD	
V ·	Brown-out reset threshold 4	Falling edge	TBD	2.8	TBD	
VBOR4	Diowii-out reset tilleshold 4	Rising edge	TBD	2.9	TBD	
V	Programmable voltage detector	Falling edge	TBD	1.85	TBD	V
V PVD0	threshold 0	Rising edge	TBD	1.94	TBD	v
V	PVD threshold 1	Falling edge	TBD	2.04	TBD	
VPVD1	F VD tillesiloid 1	Rising edge	TBD	2.14	TBD	
V	PVD threshold 2	Falling edge	TBD	2.24	TBD	
V PVD2	F VD tillesiloid 2	Rising edge	TBD	2.34	TBD	
V	PVD threshold 3	Falling edge	TBD	2.44	TBD	
V PVD3	T VD tillesiloid 3	Rising edge	TBD	2.54	TBD	
V	PVD threshold 4	Falling edge	TBD	2.64	TBD	
V PVD4	F VD tillesiloid 4	Rising edge	TBD	2.74	TBD	
V	PVD threshold 5	Falling edge	TBD	2.83	TBD	
V PVD5	I AD IIII COLIOIO O	Rising edge	TBD	2.94	TBD	
V_	PVD threshold 6	Falling edge	TBD	3.05	TBD	
V PVD6	I VD tillesilota o	Rising edge	TBD	3.15	TBD	

Table 11. Embedded reset and power control block characteristics (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		BOR0 threshold		40		
V _{hyst}	Hysteresis voltage	All BOR and PVD thresholds excepting BOR0		100		mV

^{1.} Guaranteed by design, not tested in production.

Figure 10. Power supply thresholds



- 1. The PVD is available on all STM32L devices and it is enabled or disabled by software.
- 2. The BOR is available only on devices operating from 1.8 to 3.6 V, and unless disabled by option byte it will mask the POR/PDR threshold.
- 3. When the BOR is disabled by option byte, the reset is asserted when VDD goes below PDR level
- 4. For devices operating from 1.65 to 3.6 V, there is no BOR and the reset is released when VDD goes above POR level and asserted when VDD goes below PDR level

6.3.3 Embedded internal reference voltage

The parameters given in *Table 12* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 9*.

Table 12. Embedded internal reference voltage

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{REFINT out}	Internal reference voltage	-40 °C < T _J < +105 °C	TBD	1.224	TBD	V
I _{REFINT}	Internal reference current consumption			1.4	TBD	μΑ
T _{VREFINT}	Internal reference startup time			2	TBD	ms
V _{VREF_MEAS}	V _{DDA} and V _{REF+} voltage during V _{REFINT} factory measure	Built-in ADC	2.99	3	3.01	V
A _{VREF_MEAS}	Accuracy of factory-measured V _{REF} value	Including uncertainties due to ADC and V _{DDA} /V _{REF+} values			±5	mV
V _{REFINT} ⁽²⁾	Internal reference voltage spread over the temperature range	V _{DD} = 3 V ±10 mV			10	mV
T _{Coeff} ⁽²⁾	Temperature coefficient			20	50	ppm/°C
A _{Coeff} ⁽²⁾	Long-term stability	1000 hours, T= 25 °C			TBD	ppm
T _{S_vrefint} (1)	ADC sampling time when reading the internal reference voltage			5	10 ⁽²⁾	μs
T _{ADC_BUF}	Startup time of reference voltage buffer for ADC				TBD	μs
I _{BUF_ADC}	Consumption of reference voltage buffer for ADC			13.5	TBD	μΑ
I _{VREF_OUT}	VREF_OUT output current ⁽³⁾				1	μΑ
C _{VREF_OUT}	VREF_OUT output load				50	pF
I _{LPBUF}	Consumption of reference voltage buffer for VREF_OUT and COMP			730	TBD	nA
V _{REFINT_DIV1}	1/4 reference voltage			25		0/
V _{REFINT_DIV2}	1/2 reference voltage			50		% V _{REFINT}
V _{REFINT_DIV3}	3/4 reference voltage			75		

^{1.} Shortest sampling time can be determined in the application by multiple iterations.

^{2.} Guaranteed by design, not tested in production.

^{3.} To guaranty less than 1% VREF_OUT deviation.

6.3.4 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code. The current consumption is measured as described in *Figure 13: Current consumption measurement scheme*.

All Run-mode current consumption measurements given in this section are performed with a reduced code that gives a consumption equivalent to Dhrystone 2.1 code.

Maximum current consumption

The MCU is placed under the following conditions:

- V_{DD} = 3.6V
- All I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load)
- All peripherals are disabled except when explicitly mentioned
- The Flash memory access time is adjusted depending on f_{HCLK} frequency and voltage range
- Prefetch and 64-bit access are enabled in configurations with 1 wait state

The parameters given in *Table 13*, *Table 9* and *Table 11* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 9*.

Table 13. Current consumption in Run mode, code with data processing running from Flash

Symbol	Parameter	Conc	litions	fuerus	Тур		Max ⁽¹⁾)	Unit
Symbol	i arameter			f _{HCLK}	ıур	55 °C	85 °C	105 °C	Oille
			Range 3,	1 MHz	234	TBD	TBD	TBD	
			V _{CORE} =1.2 V	2 MHz	427	TBD	TBD	TBD	μΑ
			VOS[1:0] = 11	4 MHz	813	TBD	TBD	TBD	
		HSE = 16 MHz ⁽²⁾	Range 2,	4 MHz	0.97	TBD	TBD	TBD	
		(PLL ON for f _{HCLK}	V _{CORE} =1.5 V	8 MHz	1.87	TBD	TBD	TBD	
		above 16 MHz)	VOS[1:0] = 10	16 MHz	3.8	TBD	TBD	BD TBD	
lan (n	Supply current in Run mode, code executed from Flash		Range 1,	nge 1, 8 MHz 2.16 TBD	TBD	TBD			
			V _{CORE} =1.8 V	16 MHz	4.57	TBD	TBD	TBD	
			VOS[1:0] = 01	32 MHz	9.5	TBD	TBD	TBD	
from Flash)			Range 3, V _{CORE} =1.2 V VOS[1:0] = 11	4 MHz	TBD	TBD	TBD	TBD	mA
	nom ridon	HSI clock source (16 MHz)	Range 2, V _{CORE} =1.5 V VOS[1:0] = 10	16 MHz	TBD	TBD	TBD	TBD	
			Range 1, V _{CORE} =1.8 V VOS[1:0] = 01	32 MHz	TBD	TBD	TBD	TBD	
		MSI clock, 64 kHz	Range 3,	64 kHz	TBD	TBD	TBD	TBD	
		MSI clock, 512 kHz	V _{CORE} =1.2 V	512 kHz	TBD	TBD	TBD	TBD	
		MSI clock, 4 MHz	VOS[1:0] = 11		TBD	TBD	TBD	TBD	

^{1.} Based on characterization, not tested in production, unless otherwise specified.

^{2.} Oscillator bypassed (HSEBYP = 1 in RCC_CR register).

Table 14. Current consumption in Run mode, code with data processing running from RAM

Symbol	Parameter	Cond	itions	f	Тур		Max ⁽¹⁾)	Unit
Symbol	i arameter	Conditions		fHCLK	ı yp	55 °C	85 °C	105 °C	
			Range 3,	1 MHz	204	TBD	TBD	TBD	
			V _{CORE} =1.2 V	2 MHz	380	TBD	TBD	TBD	μΑ
			VOS[1:0] = 11	4 MHz	TBD	TBD	TBD	TBD ⁽³⁾	
		HSE = 16 MHz ⁽²⁾	Range 2,	4 MHz	0.9	TBD	TBD	TBD	
		(PLL ON for f _{HCLK}	V _{CORE} =1.5 V	8 MHz	1.73	TBD	TBD	TBD	
Supply current	above 16 MHz)	VOS[1:0] = 10	16 MHz	3.5	TBD	TBD	TBD		
		Range 1,	8 MHz	2.01	TBD	TBD	TBD		
		V _{CORE} =1.8 V	16 MHz	4.21	TBD	TBD	TBD		
I _{DD (Run}	in Run mode,		VOS[1:0] = 01	32 MHz	8.68	TBD	TBD	TBD	
from RAM)	code executed from RAM, Flash switched off	m RAM, ash switched HSI clock source (16 MHz)	Range 3, V _{CORE} =1.2 V VOS[1:0] = 11	4 MHz	TBD	TBD	TBD	TBD	mA
	OII		Range 2, V _{CORE} =1.5 V VOS[1:0] = 10	16 MHz	TBD	TBD	TBD	TBD	
			Range 1, V _{CORE} =1.8 V VOS[1:0] = 01	32 MHz	TBD	TBD	TBD	TBD	
	_	MSI clock, 64 kHz	Range 3,	64 kHz	TBD	TBD	TBD	TBD	
		MSI clock, 512 kHz	V _{CORE} =1.2 V	512 kHz	TBD	TBD	TBD	TBD	-
		MSI clock, 4 MHz	VOS[1:0] = 11	4 MHz	TBD	TBD	TBD	TBD	

^{1.} Based on characterization, not tested in production, unless otherwise specified.

^{2.} Oscillator bypassed (HSEBYP = 1 in RCC_CR register)

^{3.} Data guaranteed, each individual device tested in production

Table 15. Current consumption in Sleep mode

Complete	Downston	Cond	litions		T		Max ⁽¹)	11
Symbol	Parameter			f _{HCLK}	Тур	55 °C	85 °C	105 °C	Unit
			Range 3,	1 MHz	TBD	TBD	TBD	TBD	
			V _{CORE} =1.2 V	2 MHz	TBD	TBD	TBD	TBD	
			VOS[1:0] = 11	4 MHz	TBD	TBD	TBD	TBD ⁽³⁾	
		HSE = 16 MHz ⁽²⁾ (PLL ON for f _{HCLK}	Range 2, V _{CORE} =1.5 V	4 MHz	TBD	TBD	TBD	TBD	
				8 MHz	TBD	TBD	TBD	TBD	
		>16 MHz)	VOS[1:0] = 10	16 MHz	TBD	TBD	TBD	TBD	
	Supply		Range 1,	8 MHz	TBD	TBD	TBD	TBD	
	current in Sleep		V _{CORE} =1.8 V	16 MHz	TBD	TBD	TBD	TBD	
	mode,		VOS[1:0] = 01	32 MHz	TBD	TBD	TBD	TBD	
code executed from RAM, Flash switched OFF		Range 3, V _{CORE} =1.2 V VOS[1:0] = 11	4 MHz	TBD	TBD	TBD	TBD	μΑ	
	switched	HSI clock source (16 MHz)	Range 2, V _{CORE} =1.5 V VOS[1:0] = 10	16 MHz	TBD	TBD	TBD	TBD	F
	,		Range 1, V _{CORE} =1.8 V VOS[1:0] = 01	32 MHz	TBD	TBD	TBD	TBD	
		MSI clock, 64 kHz	Range 3,	64 kHz	TBD	TBD	TBD	TBD	
(Sloop)		MSI clock, 512 kHz	V _{CORE} =1.2 V	512 kHz	TBD	TBD	TBD	TBD	
(Sleep)		MSI clock, 4 MHz	VOS[1:0] = 11	4 MHz	TBD	TBD	TBD	TBD	
			Range 3, V _{CORE} =1.2 V VOS[1:0] = 11	1 MHz	TBD	TBD	TBD	TBD	
				2 MHz	TBD	TBD	TBD	TBD	
				4 MHz	330	TBD	TBD	TBD	
		HSE = 16 MHz ⁽²⁾	Range 2,	4 MHz	TBD	TBD	TBD	TBD	
		(PLL ON for f _{HCLK}	V _{CORE} =1.5 V	8 MHz	TBD	TBD	TBD	TBD	
	Supply	above 16 MHz)	VOS[1:0] = 10	16 MHz	1.1	TBD	TBD	TBD	
	Supply current in		Range 1,	8 MHz	TBD	TBD	TBD	TBD	
	Sleep		V _{CORE} =1.8 V	16 MHz	1.39	TBD	TBD	TBD	
	mode, code		VOS[1:0] = 01	32 MHz	2.61	TBD	TBD	TBD	
ϵ	executed from Flash		Range 3, V _{CORE} =1.2 V VOS[1:0] = 11	4 MHz	TBD	TBD	TBD	TBD	mA
		UCI algels source	Range 2, V _{CORE} =1.5 V VOS[1:0] = 10	16 MHz	1	TBD	TBD	TBD	
			Range 1, V _{CORE} =1.8 V VOS[1:0] = 01	32 MHz	2.16	TBD	TBD	TBD	

Table 15. Current consumption in Sleep mode (continued)

Symbol	Parameter	Conditions			Tun	Max ⁽¹⁾			Unit
	Farailletei			f _{HCLK}	Тур	55 °C	85 °C	105 °C	Oill
	Supply	MSI clock, 64 kHz		64 kHz	19	TBD	TBD	TBD	
I _{DD} (Sleep)	current in Sleep	MSI clock, 512 kHz	V _{CORE} =1.2V	512 kHz	36	TBD	TBD	TBD	
	mode, code executed from Flash	MSI clock, 4 MHz		TBD	TBD	TBD	μΑ		

- 1. Based on characterization, not tested in production, unless otherwise specified.
- 2. Oscillator bypassed (HSEBYP = 1 in RCC_CR register)
- 3. Data guaranteed, each individual device tested in production

Table 16. Current consumption in Low power run mode

Symbol	Parameter		Conditions		Тур	Max (1)	Unit
		All peripherals	MSI clock, 64 kHz f _{HCLK} = 32 kHz	T _A = 25°C	10.5		
		OFF, code executed from RAM,	fuer $t = 64 \text{ kHz}$ $T_A = 25^{\circ}\text{C}$		15.8		
		Flash		$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	TBD	TBD	
		switched OFF, V _{DD}	MSI clock, 128 kHz	T _A = 55 °C	TBD	TBD	
	Supply	from 1.65 V	f _{HCLK} = 128 kHz	T _A = 85 °C	TBD	TBD	
	current in Low power run mode	to 3.6 V		T _A = 105 °C	TBD	TBD	
Run)		All peripherals OFF, code executed	MSI clock, 64 kHz f _{HCLK} = 32 kHz	T _A = 25 °C	TBD		μΑ
			MSI clock, 64 kHz f _{HCLK} = 64 kHz	T _A = 25 °C	TBD		
		from Flash,		$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	TBD	TBD	
		V _{DD} from 1.65 V to	MSI clock, 128 kHz	T _A = 55 °C	TBD	TBD	
		3.6 V	f _{HCLK} = 128 kHz	T _A = 85 °C	TBD	TBD	
				T _A = 105 °C	TBD	TBD	
I _{DD} Max (LP Run)	Max current in Low power run mode	V _{DD} from 1.65 V to 3.6 V			TBD	TBD	

^{1.} Based on characterization, not tested in production, unless otherwise specified.

Table 17. Current consumption in Low power sleep mode

Symbol	Parameter	•	Conditions	·	Тур	Max (1)	Unit
		All	MSI clock, 64 kHz f _{HCLK} = 32 kHz	T _A = 25 °C	4.07		
		peripherals OFF, code executed	MSI clock, 64 kHz f _{HCLK} = 64 kHz	T _A = 25 °C	4.55		
		from Flash,		$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	7.69	TBD	
		V _{DD} from 1.65 V to	MSI clock, 128 kHz	T _A = 55 °C	TBD	TBD	
	Supply	3.6 V	f _{HCLK} = 128 kHz	T _A = 85 °C	TBD	TBD	
I _{DD (LP}	current in Low power			T _A = 105 °C	TBD	TBD	
Sleep)	sleep mode	TIM9 and USART1 enabled, code	MSI clock, 64 kHz f _{HCLK} = 32 kHz	T _A = 25 °C	4.85		μΑ
			MSI clock, 64 kHz f _{HCLK} = 64 kHz	T _A = 25 °C	5.66		
		executed from Flash,		$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	9.85	TBD	
		V _{DD} from	MSI clock, 128 kHz	T _A = 55 °C	TBD	TBD	
		1.65 V to 3.6 V	f _{HCLK} = 128 kHz	T _A = 85 °C	TBD	TBD	
				T _A = 105 °C	TBD	TBD	
I _{DD} Max (LP Run)	Max current in Low power run mode	V _{DD} from 1.65 V to 3.6 V			TBD	TBD	

^{1.} Based on characterization, not tested in production, unless otherwise specified.

Table 18. Typical and maximum current consumptions in Stop mode

Symbol	Parameter	Conditions			Typ ⁽¹⁾	Max	Unit
				$T_A = -40^{\circ}C$ to 25°C	1.3		
			LCD OFF	T _A = 55°C	TBD		
			LCD OFF	T _A = 85°C	TBD		
				T _A = 105°C	TBD		
		RTC clocked by LSI,		$T_A = -40^{\circ}C$ to 25°C	3.3		
		regulator in LP mode,	LCD ON	T _A = 55°C	TBD		
		HSI and HSE OFF (no independent	(static duty) ⁽²⁾	T _A = 85°C	TBD		
		watchdog)		T _A = 105°C	TBD		
				$T_A = -40^{\circ}C$ to 25°C	7.6		
			LCD ON	T _A = 55°C	TBD		
			(1/8 duty) ⁽³⁾	T _A = 85°C	TBD		
I _{DD (Stop}	Supply current in			T _A = 105°C	TBD		
with RTC)	Stop mode with RTC enabled			$T_A = -40^{\circ}C$ to 25°C	1.6	TBD	
				T _A = 55°C	TBD	TBD	
			LCD OFF	T _A = 85°C	TBD	TBD	
				T _A = 105°C	TBD	TBD	
		RTC clocked by LSE external clock (32.768 kHz), regulator in LP mode, HSI and HSE	LCD ON (static	$T_A = -40^{\circ}C$ to 25°C	3.6	TBD	
				T _A = 55°C	TBD	TBD	μA
			(static duty) ⁽²⁾	T _A = 85°C	TBD	TBD	
		OFF (no independent watchdog)		T _A = 105°C	TBD	TBD	
		G ,		$T_A = -40^{\circ}C$ to 25°C	7.6	TBD	
			LCD ON	T _A = 55°C	TBD	TBD	
			(1/8 duty) ⁽³⁾	T _A = 85°C	TBD	TBD	
			3,	T _A = 105°C	TBD	TBD	
	Supply current in	Regulator in LP mode, HSI and HSE OFF, independent watchdog and LSI enabled		T _A = -40°C to 25°C	1.1		
	Stop mode ($T_A = -40^{\circ}C$ to 25°C	0.5	TBD	
	RTC disabled)	Regulator in LP mode, LSI, HSI and HSE OFF		T _A = 55°C	TBD	TBD	
		(no independent		T _A = 85°C	TBD	TBD	
		watchdog)		T _A = 105°C	TBD	TBD	
	Supply current	MSI = 4 MHz			TBD		İ
I _{DD (WU}	during wake-up	MSI = 1 MHz		$T_A = -40^{\circ}C$ to 25°C	TBD		
from Stop)	from Stop mode	MSI = 64 kHz			TBD		

^{1.} Typical values are measured at $T_A = 25 \, ^{\circ}C$.



- 2. LCD enabled with external VLCD, static duty, division ratio = 256, all pixels active, no LCD connected
- 3. LCD enabled with external VLCD, 1/4 duty, 1/3 bias, division ratio = 64, all pixels active, no LCD connected.

Table 19. Typical and maximum current consumptions in Standby mode

Symbol	Parameter	Conditions		Typ ⁽¹⁾	Max	Unit
			$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	1.1		
		RTC clocked by LSI (no T _A = 55 °C		TBD		
		independent watchdog)	T _A = 85 °C	TBD		
I _{DD}	Supply current in Standby		T _A = 105 °C	TBD		
(Standby with RTC)	mode with RTC enabled			μA		
,		The standby and the standby disabled) RTC clocked by LSI (no independent watchdog) RTC clocked by LSE (no independent watchdog) The standby clocked by LSE (no independent watchdog and LSI enabled The standby clocked by LSE (no independent watchdog and LSI enabled The standby clocked by LSE (no independent watchdog and LSI enabled The standby clocked by LSE (no independent watchdog and LSI enabled The standby clocked by LSE (no independent watchdog and LSI enabled The standby clocked by LSE (no independent watchdog and LSI enabled The standby clocked by LSE (no independent watchdog and LSI enabled The standby clocked by LSE (no independent watchdog and LSI enabled The standby clocked by LSE (no independent watchdog and LSI enabled The standby clocked by LSE (no independent watchdog and LSI enabled The standby clocked by LSE (no independent watchdog and LSI enabled The standby clocked by LSE (no independent watchdog and LSI enabled The standby clocked by LSE (no independent watchdog and LSI enabled The standby clocked by LSE (no independent watchdog and LSI enabled The standby clocked by LSE (no independent watchdog and LSI enabled The standby clocked by LSE (no independent watchdog and LSI enabled) The standby clocked by LSE (no independent watchdog and LSI enabled) The standby clocked by LSE (no independent watchdog) TBD	TBD			
		independent watchdog)	T _A = 85 °C	TBD	TBD	
			T _A = 105 °C	TBD	TBD	
		_	T _A = -40 °C to 25 °C	1		
I _{DD}	Supply current in Standby		$T_A = -40 ^{\circ}\text{C} \text{ to } 25 ^{\circ}\text{C}$	0.3	TBD	
(Standby)	mode (RTC disabled)	Independent watchdog and	T _A = 55 °C	TBD	TBD	
		LSI OFF	T _A = 85 °C	TBD	TBD	μA
			T _A = 105 °C	TBD	TBD	
I _{DD (WU} from Stop)	Supply current during wakeup from Stop mode		T _A = -40 °C to 25 °C	TBD		

^{1.} Typical values are measured at T_A = 25 °C.

56/106

Wakeup time from low-power mode

The wakeup times given in the following table are measured on a wakeup phase with the MSI RC oscillator. The clock source used to wake up the device depends on the current operating mode:

- Sleep mode: the clock source is the clock that was set before entering Sleep mode
- Stop mode: the clock source is the MSI oscillator in the range configured before entering Deep sleep mode
- Standby mode: the clock source is the MSI oscillator running at 2 MHz

All timings are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 9*.

Table 20. Typical and maximum timings in Low power modes

Symbol	Parameter	Conditions	Typ ⁽¹⁾	Max	Unit
t _{WUSLEEP} (2)	Wakeup from Sleep mode	f _{HCLK} = 32 MHz	0.35		
twusleep_lp ⁽²⁾	Wakeup from Low power sleep mode	f _{HCLK} = 128 kHz Flash enabled	TBD		
WUSLEEP_LP**	f _{HCLK} = 128 kHz	f _{HCLK} = 128 kHz Flash switched OFF	TBD		
	Wakeup from Stop mode, regulator in Run mode	f _{HCLK} = f _{HSI} = 16 MHz	TBD		
		f _{HCLK} = f _{MSI} = 4.2 MHz Voltage range 1 and 2	7.9	TBD	
		f _{HCLK} = f _{MSI} = 4.2 MHz Voltage range 3	7.9	TBD	μs
t _{WUSTOP} (1)	Wakeup from Stop mode,	f _{HCLK} = f _{MSI} = 2.1 MHz	10.2	TBD	
		$f_{HCLK} = f_{MSI} = 1.05 \text{ MHz}$	TBD	TBD	
		f _{HCLK} = f _{MSI} = 524 kHz	TBD	TBD	
		f _{HCLK} = f _{MSI} = 262 kHz	TBD	TBD	
		f _{HCLK} = f _{MSI} = 131 kHz	TBD	TBD	
		f _{HCLK} = MSI = 64 kHz	TBD	TBD	
t _{WUSTDBY} ⁽¹⁾	Wakeup from Standby mode	f _{HCLK} = MSI = 2.1 MHz	57	TBD	

^{1.} Typical values are measured at $T_A = 25$ °C.

^{2.} Wakeup time until start of interrupt vector fetch. The first word of interrupt routine is fetched n CPU cycles after t_{WU} .

On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in the following table. The MCU is placed under the following conditions:

- $\bullet \quad$ all I/O pins are in input mode with a static value at V_{DD} or V_{SS} (no load)
- all peripherals are disabled unless otherwise mentioned
- the given value is calculated by measuring the current consumption
 - with all peripherals clocked off
 - with only one peripheral clocked on
- ambient operating temperature and V_{DD} supply voltage conditions summarized in Table 6: Voltage characteristics.

Table 21. Peripheral current consumption⁽¹⁾

		Typical o	consumption,	V _{DD} = 3.0 V, T	_A = 25 °C	
Pe	eripheral	Range 1, V _{CORE} = 1.8 V VOS[1:0] = 01	Range 2, V _{CORE} = 1.5 V VOS[1:0] = 10	Range 3, V _{CORE} = 1.2 V VOS[1:0] = 11	Low power sleep and run	Unit
	TIM2	TBD	TBD	TBD	TBD	
	TIM3	TBD	TBD	TBD	TBD	
	TIM4	TBD	TBD	TBD	TBD	
	TIM6	TBD	TBD	TBD	TBD	
	TIM7	TBD	TBD	TBD	TBD	
	LCD	TBD	TBD	TBD	TBD	
	WWDG	TBD	TBD	TBD	TBD	
	SPI2	TBD	TBD	TBD	TBD	
APB1	USART2	TBD	TBD	TBD	TBD	μ A /MHz
	USART3	TBD	TBD	TBD	TBD	
	I2C1	TBD	TBD	TBD	TBD	
	I2C2	TBD	TBD	TBD	TBD	
	USB	TBD	TBD	TBD	TBD	
	PWR	TBD	TBD	TBD	TBD	
	DAC	TBD	TBD	TBD	TBD	
	COMP	TBD	TBD	TBD	TBD	
	USB	TBD	TBD	TBD	TBD	

Table 21. Peripheral current consumption⁽¹⁾ (continued)

		Typical o	consumption,	V _{DD} = 3.0 V, T	_A = 25 °C	
Periļ	oheral	Range 1, V _{CORE} = 1.8 V VOS[1:0] = 01	Range 2, V _{CORE} = 1.5 V VOS[1:0] = 10	Range 3, V _{CORE} = 1.2 V VOS[1:0] = 11	Low power sleep and run	Unit
	SYSCFG & RI	TBD	TBD	TBD	TBD	
	TIM9	TBD	TBD	TBD	TBD	
	TIM10	TBD	TBD	TBD	TBD	
APB2	TIM11	TBD	TBD	TBD	TBD	
	ADC1	TBD	TBD	TBD	TBD	
	SPI1	TBD	TBD	TBD	TBD	
	USART1	TBD	TBD	TBD	TBD	
	GPIOA	TBD	TBD	TBD	TBD	
	GPIOB	TBD	TBD	TBD	TBD	μA/MHz
	GPIOC	TBD	TBD	TBD	TBD	
	GPIOD	TBD	TBD	TBD	TBD	
AHB	GPIOE	TBD	TBD	TBD	TBD	
	GPIOF	TBD	TBD	TBD	TBD	
	CRC	TBD	TBD	TBD	TBD	
	FLASH	TBD	TBD	TBD	TBD	
	DMA1	TBD	TBD	TBD	TBD	
All enabled		TBD	TBD	TBD	TBD	
I _{DD (RTC)}			TE	3D		
I _{DD (LCD)}			TE	3D		
I _{DD (ADC)} ⁽²⁾			TE	3D		
I _{DD (DAC)} (3)			TE	3D		
DD (COMP1)			TE	3D		μΑ
Inn (ocurs)	Slow mode		TE	3D		
I _{DD} (COMP2)	Fast mode		TE	3D		
I _{DD (PVD / BOF}	(4)		TE	3D		
I _{DD (IWDG}			TE	3D		

Data based on differential I_{DD} measurement between all peripherals OFF an one peripheral with clock enabled, in the following conditions: f_{HCLK} = 32 MHz, f_{APB1} = f_{HCLK}, f_{APB2} = f_{HCLK}, default prescaler value for each peripheral. The CPU is in Sleep mode in both cases. No I/O pins toggling. Not tested in production.

^{2.} Data based on a differential IDD measurement between ADC in reset configuration and continuous ADC conversion

- Data based on a differential IDD measurement between DAC in reset configuration and continuous DAC conversion of VDD/2. DAC output is left floating.
- 4. Including supply current of internal reference voltage.

6.3.5 External clock source characteristics

High-speed external user clock generated from an external source

The characteristics given in *Table 22* result from tests performed using an high-speed external clock source, and under ambient temperature and supply voltage conditions summarized in *Table 9*.

Table 22. High-speed external user clock characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HSE_ext}	User external clock source frequency ⁽¹⁾		1	8	32	MHz
V _{HSEH}	OSC_IN input pin high level voltage		0.7V _{DD}		V_{DD}	V
V _{HSEL}	OSC_IN input pin low level voltage		V_{SS}		0.3V _{DD}	V
$t_{w(HSE)}$ $t_{w(HSE)}$	OSC_IN high or low time ⁽¹⁾		TBD			ns
t _{r(HSE)}	OSC_IN rise or fall time ⁽¹⁾				TBD	115
C _{in(HSE)}	OSC_IN input capacitance ⁽¹⁾			2.6		pF
DuCy _(HSE)	Duty cycle		45		55	%
ΙL	OSC_IN Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$			TBD	μΑ

^{1.} Guaranteed by design, not tested in production.

Low-speed external user clock generated from an external source


The characteristics given in the following table result from tests performed using a low-speed external clock source, and under ambient temperature and supply voltage conditions summarized in *Table 9*.


Table 23. Low-speed external user clock characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LSE_ext}	User external clock source frequency ⁽¹⁾		1	32.768	1000	kHz
V _{LSEH}	OSC32_IN input pin high level voltage		0.7V _{DD}		V _{DD}	V
V _{LSEL}	OSC32_IN input pin low level voltage		V _{SS}		0.3V _{DD}	V
t _{w(LSE)}	OSC32_IN high or low time ⁽¹⁾		TBD			ns
$\begin{array}{c} t_{r(\text{LSE})} \\ t_{f(\text{LSE})} \end{array}$	OSC32_IN rise or fall time ⁽¹⁾				TBD	115
C _{IN(LSE)}	OSC32_IN input capacitance ⁽¹⁾			0.6		pF
DuCy _(LSE)	Duty cycle		TBD		TBD	%
ΙL	OSC32_IN Input leakage current	$V_{SS} \leq V_{IN} \leq V_{DD}$			TBD	μΑ

^{1.} Guaranteed by design, not tested in production.

Figure 14. High-speed external clock source AC timing diagram





Low-speed external clock source AC timing diagram

High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 1 to 24 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in Table 24. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 24	. HSE 1-24 MHz oscilla	HSE 1-24 MHz oscillator characteristics ⁽¹⁾⁽²⁾				
Symbol	Parameter	Conditions	Min			

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{OSC_IN}	Oscillator frequency		1		24	MHz
R _F	Feedback resistor			200		kΩ
С	Recommended load capacitance versus equivalent serial resistance of the crystal (R _S) ⁽³⁾	R _S = 30 Ω		20		pF
i ₂	HSE driving current	V_{DD} = 3.3 V, V_{IN} = V_{SS} with 30 pF load			TBD	mA
	HSE oscillator power	$C = 20 \text{ pF}$ $f_{OSC} = 16 \text{ MHz}$			TBD (startup) TBD (stabilized) ⁽⁴⁾	mA
I _{DD(HSE)}	consumption	C = 10 pF f _{OSC} = 16 MHz			TBD (startup) TBD (stabilized)	IIIA
9 _m	Oscillator transconductance	Startup	3.5			mA /V
t _{SU(HSE)}	Startup time	V _{DD} is stabilized		1		ms

^{1.} Resonator characteristics given by the crystal/ceramic resonator manufacturer.

^{2.} Based on characterization results, not tested in production.

- 3. The relatively low value of the RF resistor offers a good protection against issues resulting from use in a humid environment, due to the induced leakage and the bias condition change. However, it is recommended to take this point into account if the MCU is used in tough humidity conditions.
- 4. Data based on characterization. Not tested in production.
- t_{SU(HSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 25 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see *Figure 16*). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2} . Refer to the application note AN2867 "Oscillator design guide for ST microcontrollers" available from the ST website www.st.com.




Figure 16. HSE oscillator circuit diagram

1. R_{EXT} value depends on the crystal characteristics.

Low-speed external clock generated from a crystal/ceramic resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on characterization results obtained with typical external components specified in *Table 25*. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 25. LSE oscillator characteristics $(f_{LSE} = 32.768 \text{ kHz})^{(1)}$

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LSE}	Low speed external oscillator frequency			32.768		kHz
R_{F}	Feedback resistor			TBD		МΩ
C ⁽²⁾	Recommended load capacitance versus equivalent serial resistance of the crystal (R _S) ⁽³⁾	R _S = 30 kΩ			TBD	pF

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I _{LSE}	LSE driving current	$V_{DD} = 3.3 \text{ V}, V_{IN} = V_{SS}$			TBD	μΑ
		V _{DD} = 1.8 V		TBD		
	LSE oscillator current consumption	V _{DD} = 2.4 V		TBD		μΑ
IDD (LSE)		V _{DD} = 3.0 V		TBD		
		V _{DD} = 3.6V		TBD		
9 _m	Oscillator transconductance		5			μ A /V
t _{SU(LSE)} ⁽⁴⁾	Startup time	V _{DD} is stabilized		TBD		s

Table 25. LSE oscillator characteristics ($f_{LSE} = 32.768 \text{ kHz}$)⁽¹⁾ (continued)

- 1. Based on characterization, not tested in production.
- 2. Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".
- 3. The oscillator selection can be optimized in terms of supply current using an high quality resonator with small R_S value for example MSIV-TIN32.768kHz. Refer to crystal manufacturer for more details;
- t_{SU(LSE)} is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

Note:

For C_{L1} and C_{L2} , it is recommended to use high-quality ceramic capacitors in the 5 pF to 15 pF range selected to match the requirements of the crystal or resonator (see Figure 17). C_{L1} and C_{L2} , are usually the same size. The crystal manufacturer typically specifies a load capacitance which is the series combination of C_{L1} and C_{L2} . Load capacitance C_{L1} has the following formula: $C_{L1} = C_{L1} \times C_{L2} / (C_{L1} + C_{L2}) + C_{stray}$ where C_{stray} is the pin capacitance and board or trace PCB-related capacitance. Typically, it is

Caution:

To avoid exceeding the maximum value of C_{L1} and C_{L2} (15 pF) it is strongly recommended to use a resonator with a load capacitance $C_L \le 7$ pF. Never use a resonator with a load capacitance of 12.5 pF.

Example: if you choose a resonator with a load capacitance of $C_L = 6$ pF and $C_{stray} = 2$ pF, then $C_{L1} = C_{L2} = 8$ pF.

Resonator with integrated capacitors

CL1

OSC32_IN

Bias controlled gain

STM32L15xxx

ai17853

Figure 17. Typical application with a 32.768 kHz crystal

6.3.6 Internal clock source characteristics

between 2 pF and 7 pF.

The parameters given in *Table 26* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 9*.

High-speed internal (HSI) RC oscillator

Table 26. HSI oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
f _{HSI}	Frequency	V _{DD} = 3.0 V			16		MHz
TRIM	HSI user-trimmed resolution	-40 °C ≤T _A ≤105 °C			±0.4	TBD	%
	ACC _{HSI} Accuracy of the HSI oscillator	Factory-	T _A = - 40 to 105 °C	TBD	±1	TBD	%
ACC			T _A = -10 to 85 °C	TBD	±1	TBD	%
ACCHSI			T _A = 0 to 70 °C	TBD	±1	TBD	%
			T _A = 25 °C	TBD	±1	TBD	%
t _{SU(HSI)} ⁽²⁾	HSI oscillator startup time				3.7	TBD	μs
I _{DD(HSI)} ⁽²⁾	HSI oscillator power consumption				100	TBD	μΑ

^{1.} $1.65 \le V_{DD} \le 3.6 \text{ V}$, $T_A = -40 \text{ to } 105 \,^{\circ}\text{C}$ unless otherwise specified

Low-speed internal (LSI) RC oscillator

Table 27. LSI oscillator characteristics (1)

Symbol	ymbol Parameter		Тур	Max	Unit
f _{LSI} ⁽²⁾	f _{LSI} ⁽²⁾ LSI frequency		38	TBD	kHz
D _{LSI}	LSI oscillator frequency drift ⁽³⁾ 0°C ≤T _A ≤85°C	TDB		TDB	%
t _{su(LSI)} ⁽⁴⁾				200 ⁽⁵⁾	μs
I _{DD(LSI)} ⁽⁴⁾	DD(LSI) (4) LSI oscillator power consumption		TBD	TBD	μΑ

^{1.} $V_{DD} = 3 \text{ V}$, $T_A = -40 \text{ to } 105 \,^{\circ}\text{C}$ unless otherwise specified.

- 4. Guaranteed by design, not tested in production.
- 5. Guaranteed by design, not tested in production.

^{2.} Based on characterization, not tested in production

^{2.} Based on characterization, not tested in production.

^{3.} This is a deviation for an individual part, once the initial frequency has been measured.

Multi-speed internal (MSI) RC oscillator

Table 28. MSI oscillator characteristics (1)

Symbol	Parameter	Condition	Min	Тур	Max	Unit
		MSI range 0	TBD	65.5	TBD	
	Frequency after factory	MSI range 1	TBD	131	TBD	kHz
		MSI range 2	TBD	262	TBD	KIIZ
f _{MSI}	calibration, done at V _{DD} = 3.3 V	MSI range 3	TBD	524	TBD	
	and T _A = 25 °C	MSI range 4	TBD	1.05	TBD	
	MSI range 5	TBD	2.1	TBD	MHz	
		MSI range 6	TBD	4.2	TBD	
D _{TEMP(MSI)}	MSI oscillator frequency drift ⁽²⁾ 0 °C ≤T _A ≤85 °C			TBD		%
D _{VOLT(MSI)}	MSI oscillator frequency drift ⁽³⁾ 1.65 V ≤V _{DD} ≤3.6 V			TBD	TBD	%/V
		MSI range 0		TBD		
		MSI range 1		TBD		
		MSI range 2		TBD		
I _{DD(MSI)} ⁽⁴⁾	MSI oscillator power consumption	MSI range 3		TBD		μΑ
		MSI range 4		TBD		
		MSI range 5		TBD		
		MSI range 6		TBD		

Table 28. MSI oscillator characteristics (1) (continued)

Symbol	Parameter	Condition	Min	Тур	Max	Unit
		MSI range 0		TBD		
		MSI range 1		TBD		
		MSI range 2		TBD		
		MSI range 3		TBD		
t _{SU(MSI)}	MSI oscillator startup time	MSI range 4		TBD		
		MSI range 5		TBD		
		MSI range 6, Voltage range 1 and 2		TBD		
		MSI range 6, Voltage range 3		TBD		
		MSI range 0			TBD	μs
		MSI range 1			TBD	
		MSI range 2			TBD	
		MSI range 3			TBD	
t _{STAB(MSI)}	MSI oscillator stabilization time	MSI range 4			TBD	
		MSI range 5			TBD	
		MSI range 6, Voltage range 1 and 2			TBD	
		MSI range 3, Voltage range 3			TBD	
		MSI range 0 to range 5			TBD	
f _{OVER(MSI)}	MSI oscillator frequency overshoot	MSI range 0 to range 5 Voltage range 1 and 2			TBD	f _{MSI}
	overshoot	MSI range 0 to range 5 Voltage range 3			TBD	

^{1.} $1.65 \le V_{DD} \le 3.6 \text{ V}$, $T_A = -40 \text{ to } 105 \,^{\circ}\text{C}$ unless otherwise specified.

^{2.} This is a deviation for an individual part, once the initial frequency has been measured.

^{3.} This is a deviation for an individual part, once the initial frequency has been measured.

^{4.} Based on characterization, not tested in production.

6.3.7 PLL characteristics

The parameters given in *Table 29* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 9*.

Table 29. PLL characteristics

Symbol	Parameter			Unit	
Symbol	Faranteter	Min	Тур	Max ⁽¹⁾	Offic
4	PLL input clock ⁽²⁾	2		24	MHz
f _{PLL_IN}	PLL input clock duty cycle	TBD		TBD	%
f _{PLL_OUT}	PLL multiplier output clock	2		32	MHz
t _{LOCK}	PLL lock time			TBD	μs
Jitter	Cycle-to-cycle jitter			TBD	ps
I _{DDA} (PLL)	Current consumption on V _{DDA}		TBD	TBD	
I _{DD} (PLL)	Current consumption on V _{DD}		TBD	TBD	μΑ

^{1.} Based on characterization, not tested in production.

6.3.8 Memory characteristics

The characteristics are given at T_A = -40 to 105 °C unless otherwise specified.

RAM memory

Table 30. RAM and hardware registers

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
VRM	Data retention mode ⁽¹⁾	STOP mode (or RESET)	1.4			V

Minimum supply voltage without losing data stored in RAM (in Stop mode or under Reset) or in hardware registers (only in Stop mode). Guaranteed by characterization, not tested in production.

Flash memory

Table 31. Flash memory characteristics

Symbol	Parameter	Conditions	Min	Тур	Max ⁽¹⁾	Unit
V _{DD}	Operating voltage Read / Write / Erase		1.65		3.6	٧
+	Programming time for word or half-page	Erase word/half page			TBD	ms
t _{prog}		Programmed word/half page			TBD	
	Cappiy carrent daring	$T_A = 25 ^{\circ}\text{C}, V_{DD} = 3.0 \text{V}$		TBD		mA
IDD		$T_A = 25 ^{\circ}\text{C}, V_{DD} = 1.8 \text{V}$		TBD		mA

^{1.} Guaranteed by design, not tested in production.

Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with the range defined by f_{PLL_OUT}.

Symbol	Parameter	Conditions	Value			Unit
Syllibol	raiailletei	Conditions	Min ⁽¹⁾	Тур	Max	Oille
N _{CYC}	Erase / write cycles (program memory)	See notes ⁽²⁾	TBD			kcycles
	Erase / write cycles (data memory)	See notes ⁽³⁾	TBD			
	Data retention (program memory) after 10 kcycles at T _A = 85 °C	T _{RET} = +55 °C	TBD			
t _{RET}	Data retention (data memory) after 10 kcycles at $T_A = 85$ °C	T _{RET} = +55 °C	TBD			Years
	Data retention (program memory) after 10 kcycles at T _A = 85 °C	T _{RET} = +85 °C	TBD			

Table 32. Flash memory endurance and data retention

- 1. Based on characterization not tested in production.
- 2. Retention guaranteed after cycling is 10 years @ 55*°C
- 3. Retention guaranteed after cycling is 1 year @ 55*°C

6.3.9 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling 2 LEDs through I/O ports). the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:

- Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB: A Burst of Fast Transient voltage (positive and negative) is applied to V_{DD} and V_{SS} through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in *Table 33*. They are based on the EMS levels and classes defined in application note AN1709.

Table 33. EMS characteristics

Symbol	Parameter	Conditions	Level/ Class
V _{FESD}	Voltage limits to be applied on any I/O pin to induce a functional disturbance	V_{DD} = 3.3 V, LQFP100, T_{A} = +25 °C, f_{HCLK} = 32 MHz conforms to IEC 61000-4-2	TBD
V _{EFTB}	Fast transient voltage burst limits to be applied through 100 pF on V _{DD} and V _{SS} pins to induce a functional disturbance	$V_{DD} = 3.3$ V, LQFP100, $T_A = +25$ °C, $f_{HCLK} = 32$ MHz conforms to IEC 61000-4-4	TBD

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. It should be noted that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Table 34.	EMI cha	aracteristics

	Parameter	Conditions	Monitored frequency band	Max vs. voltage range			
Symbol				4 MHz		32 MHz	Unit
S _{EMI}	Peak level	$T_{A} = 25 ^{\circ}\text{C},$	0.1 to 30 MHz	TBD	TBD	TBD	
			30 to 130 MHz	TBD	TBD	TBD	dΒμV
			130 MHz to 1GHz	TBD	TBD	TBD	
			SAE EMI Level	TBD	TBD	TBD	-

6.3.10 Absolute maximum ratings (electrical sensitivity)

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts \times (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.

Table 35. ESD absolute maximum ratings

Symbol	Ratings	Conditions	Class	Maximum value ⁽¹⁾	Unit
V _{ESD(HBM)}		T _A = +25 °C, conforming to JESD22-A114	2	TBD	V
V _{ESD(CDM)}	Electrostatic discharge voltage (charge device model)	T _A = +25 °C, conforming to JESD22-C101	Ш	TBD	V

^{1.} Based on characterization results, not tested in production.

Static latch-up

Two complementary static tests are required on six parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin
- A current injection is applied to each input, output and configurable I/O pin

These tests are compliant with EIA/JESD 78A IC latch-up standard.

Table 36. Electrical sensitivities

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	T _A = +105 °C conforming to JESD78A	TBD

6.3.11 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 37* are derived from tests performed under the conditions summarized in *Table 9*. All I/Os are CMOS and TTL compliant.

Table 37. I/O static characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{IL}	Input low level voltage	TTL ports 2.7 V ≤V _{DD} ≤3.6 V	V _{SS} - 0.3		0.8	
	Standard I/O input high level voltage		2		V _{DD} +0.3	
V _{IH}	FT ⁽¹⁾ I/O input high level voltage	2.7 1 210020.0 1	2		5.5V	
V _{IL}	Input low level voltage	CMOS ports	-0.3		0.3 V _{DD}	
V _{IH}	Standard I/O Input high level voltage	1.65 V ≤V _{DD} ≤ 3.6 V			V _{DD} +0.3	.,
	FT ⁽³⁾ I/O input high level voltage	CMOS ports 1.65 V ≤V _{DD} ≤ 2.0 V	0.7 V _{DD} ⁽²⁾		5.25	V
		CMOS ports 2.0 V≤V _{DD} ≤ 3.6 V			5.5	
V _{hys}	Standard I/O Schmitt trigger voltage hysteresis ⁽⁴⁾		10% V _{DD} ⁽⁵⁾			
I _{lkg}	Input leakage current ⁽⁶⁾	V _{SS} ≤V _{IN} ≤V _{DD} Standard I/Os			±50	nA

Table 37. I/O static characteristics (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R _{PU}	Weak pull-up equivalent resistor ⁽⁷⁾	$V_{IN} = V_{SS}$	TBD	45	TBD	kΩ
R _{PD}	Weak pull-down equivalent resistor ⁽⁷⁾	$V_{IN} = V_{DD}$	TBD	45	TBD	kΩ
C _{IO}	I/O pin capacitance			5		pF

- 1. FT = 5V tolerant. To sustain a voltage higher than VDD +0.5 the internal pull-up/pull-down resistors must be disabled.
- 2. 0.7V_{DD} for 5V-tolerant receiver
- 3. FT = Five-volt tolerant.
- 4. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization, not tested in production.
- 5. With a minimum of 200 mV. Based on characterization, not tested in production.
- 6. Leakage could be higher than max. if negative current is injected on adjacent pins.
- Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This MOS/NMOS contribution to the series resistance is minimum (~10% order).

Output driving current

The GPIOs (general purpose input/outputs) can sink or source up to ± 8 mA, and sink or source up to ± 20 mA with the non-standard V_{OI}/V_{OH} specifications given in *Table 38*.

in the user application, the number of I/O pins which can drive current must be limited to respect the absolute maximum rating specified in *Section 6.2*:

- The sum of the currents sourced by all the I/Os on V_{DD}, plus the maximum Run consumption of the MCU sourced on V_{DD}, cannot exceed the absolute maximum rating I_{VDD} (see *Table 7*).
- The sum of the currents sunk by all the I/Os on V_{SS} plus the maximum Run consumption of the MCU sunk on V_{SS} cannot exceed the absolute maximum rating I_{VSS} (see *Table 7*).

Output voltage levels

Unless otherwise specified, the parameters given in *Table 38* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 9*. All I/Os are CMOS and TTL compliant.

Table 38. Output voltage characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
V _{OL} ⁽¹⁾	Output low level voltage for an I/O pin when 8 pins are sunk at same time	I _{IO} = +8 mA		0.4	
V _{OH} ⁽²⁾	Output high level voltage for an I/O pin when 8 pins are sourced at same time	2.7 V < V _{DD} < 3.6 V	2.4		
V _{OL} (1)	Output low level voltage for an I/O pin when 8 pins are sunk at same time	I _{IO} =+ 4mA		0.45	v
V _{OH} (2)	Output high level voltage for an I/O pin when 8 pins are sourced at same time	1.65 V < V _{DD} < 2.7 V	V _{DD} -0.45		V
V _{OL} ⁽¹⁾⁽³⁾	Output low level voltage for an I/O pin when 4 pins are sunk at same time	I _{IO} = +20 mA		1.3	
V _{OH} ⁽²⁾⁽³⁾	Output high level voltage for an I/O pin when 4 pins are sourced at same time	2.7 V < V _{DD} < 3.6 V	V _{DD} -1.3		

The I_{IO} current sunk by the device must always respect the absolute maximum rating specified in Table 7 and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VSS}.

^{2.} The I_{IO} current sourced by the device must always respect the absolute maximum rating specified in Table 7 and the sum of I_{IO} (I/O ports and control pins) must not exceed I_{VDD} .

^{3.} Based on characterization data, not tested in production.

Input/output AC characteristics

The definition and values of input/output AC characteristics are given in *Figure 18* and *Table 39*, respectively.

Unless otherwise specified, the parameters given in *Table 39* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 9*.

Table 39. I/O AC characteristics⁽¹⁾

OSPEEDRx[1 :0] bit value ⁽¹⁾	Symbol	Parameter	Conditions	Min	Max	Unit
	f	Maximum frequency ⁽²⁾	$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$		400	kHz
00	f _{max(IO)out}	iwaximum frequency.	C _L = 50 pF, V _{DD} = 1.65 V to 2.7 V		TBD ⁽³⁾	KHZ
00	t _{f(IO)out}	Output rice and fall time	C _L = 50 pF, V _{DD} = 2.7 V to 3.6 V		625 ⁽³⁾	no
	t _{r(IO)out}	Output rise and fall time	C _L = 50 pF, V _{DD} = 1.65 V to 2.7 V		TBD ⁽³⁾	ns
	ı	May in 1997 (2)	C _L = 50 pF, V _{DD} = 2.7 V to 3.6 V		2	NAL 1-
f _{max(IO)} οι		Maximum frequency ⁽²⁾	C _L = 50 pF, V _{DD} = 1.65 V to 2.7 V		TBD ⁽³⁾	MHz
01	$\begin{array}{c c} t_{f(IO)out} \\ t_{r(IO)out} \end{array} \text{Output rise and fall time}$	$C_L = 50 \text{ pF}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V}$		125 ⁽³⁾		
		Output rise and fair time	C _L = 50 pF, V _{DD} = 1.65 V to 2.7 V		TBD ⁽³⁾	ns
	L	(2)	C _L = 50 pF, V _{DD} = 2.7 V to 3.6 V		10	N 41 1-
40	F _{max(IO)out} Maxim	Maximum frequency ⁽²⁾	C _L = 50 pF, V _{DD} = 1.65 V to 2.7 V		TBD ⁽³⁾	MHz
10	t _{f(IO)out}	Outrot vice and fall time	C _L = 50 pF, V _{DD} = 2.7 V to 3.6 V		25 ⁽³⁾	
	t _{r(IO)out}	Output rise and fall time	$C_L = 50 \text{ pF}, V_{DD} = 1.65 \text{ V to } 2.7 \text{ V}$		TBD ⁽³⁾	ns
	L	14(2)	C _L = 50 pF, V _{DD} = 2.7 V to 3.6 V		50	N 41 1-
	F _{max(IO)out}	Maximum frequency ⁽²⁾	C _L = 50 pF, V _{DD} = 1.65 V to 2.7 V		TBD ⁽³⁾	MHz
11	t _{f(IO)out}	0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	C _L = 30 pF, V _{DD} = 2.7 V to 3.6 V		5 ⁽³⁾	
	t _{r(IO)out}	Output rise and fall time	$C_L = 50 \text{ pF}, V_{DD} = 1.65 \text{ V to } 2.7 \text{ V}$		TBD ⁽³⁾	
-	t _{EXTIpw}	Pulse width of external signals detected by the EXTI controller		TBD		ns

The I/O speed is configured using the MODEx[1:0] bits. Refer to the STM32L15xxx reference manual for a description of GPIO Port configuration register.

^{2.} The maximum frequency is defined in Figure 18.

^{3.} Guaranteed by design, not tested in production.




Figure 18. I/O AC characteristics definition

6.3.12 NRST pin characteristics

The NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up resistor, R_{PU} (see *Table 37*).

Unless otherwise specified, the parameters given in *Table 40* are derived from tests performed under ambient temperature and V_{DD} supply voltage conditions summarized in *Table 9*.

Table 40. NRST pin characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL(NRST)} ⁽¹⁾	NRST input low level voltage		V_{SS}		0.8	
V _{IH(NRST)} ⁽¹⁾	NRST input high level voltage		1.4		V_{DD}	
V _{OL(NRST)} ⁽¹⁾	NRST output low level voltage	$I_{OL} = 2 \text{ mA}$ 2.7 V < V_{DD} < 3.6 V			0.4	V
		I _{OL} = 1.5 mA 1.65 V < V _{DD} < 2.7 V			0.4	
V _{hys(NRST)}	NRST Schmitt trigger voltage hysteresis		10%V _{DD} ⁽²⁾			mV
R _{PU}	Weak pull-up equivalent resistor ⁽³⁾	$V_{IN} = V_{SS}$	TBD	45	TBD	kΩ
V _{F(NRST)} ⁽¹⁾	NRST input filtered pulse				50	ns
V _{NF(NRST)} ⁽¹⁾	NRST input not filtered pulse		350			ns

^{1.} Guaranteed by design, not tested in production.

^{2. 200} mV minimum value

The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is around 10%.

External reset circuit(1)

NRST(2)

RPU

Filter

STM32L15xxx

ai17854

Figure 19. Recommended NRST pin protection

- 1. The reset network protects the device against parasitic resets.
- 2. The user must ensure that the level on the NRST pin can go below the V_{IL(NRST)} max level specified in *Table 40*. Otherwise the reset will not be taken into account by the device.

6.3.13 TIM timer characteristics

The parameters given in the following table are guaranteed by design.

Refer to *Section 6.3.11: I/O port characteristics* for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 41. TIMx⁽¹⁾ characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
t(TUA)	Timer resolution time		1		t _{TIMxCLK}
t _{res(TIM)}	Timer resolution time	f _{TIMxCLK} = 32 MHz	31.25		ns
f _{EXT}	Timer external clock		0	f _{TIMxCLK} /2	MHz
EXI	frequency on CH1 to CH4	f _{TIMxCLK} = 32 MHz	0	36	MHz
Res _{TIM}	Timer resolution			16	bit
	16-bit counter clock period when internal clock is selected (timer's prescaler disabled)		1	65536	t _{TIMxCLK}
t _{COUNTER}		f _{TIMxCLK} = 32 MHz	0.0312	2048	μs
tuan count	Maximum possible count			65536 × 65536	t _{TIMxCLK}
t _{MAX_COUNT}	iviaximum possible count	f _{TIMxCLK} = 32 MHz		134.2	s

1. TIMx is used as a general term to refer to the TIM1, TIM2, TIM3 and TIM4 timers.

6.3.14 Communications interfaces

I²C interface characteristics

Unless otherwise specified, the parameters given in *Table 42* are derived from tests performed under ambient temperature, f_{PCLK1} frequency and V_{DD} supply voltage conditions summarized in *Table 9*.

The line I^2C interface meets the requirements of the standard I^2C communication protocol with the following restrictions: SDA and SCL are not "true" open-drain I/O pins. When configured as open-drain, the PMOS connected between the I/O pin and V_{DD} is disabled, but is still present.

The I²C characteristics are described in *Table 42*. Refer also to *Section 6.3.11: I/O port characteristics* for more details on the input/output alternate function characteristics (SDA and SCL).

Table 42. I²C characteristics

Symbol	Parameter Standard mode I ² C ⁽¹⁾		mode I ² C ⁽¹⁾	Fast mode	e I ² C ⁽¹⁾⁽²⁾	Unit
Symbol	Farameter	Min	Max	Min	Max	Onit
t _{w(SCLL)}	SCL clock low time	4.7		1.3		
t _{w(SCLH)}	SCL clock high time	4.0		0.6		μs
t _{su(SDA)}	SDA setup time	250		100		
t _{h(SDA)}	SDA data hold time	0(3)		0 ⁽⁴⁾	900 ⁽³⁾	1
t _{r(SDA)} t _{r(SCL)}	SDA and SCL rise time		1000	20 + 0.1C _b	300	ns
t _{f(SDA)}	SDA and SCL fall time		300		300	
t _{h(STA)}	Start condition hold time	4.0		0.6		
t _{su(STA)}	Repeated Start condition setup time	4.7		0.6		μs
t _{su(STO)}	Stop condition setup time	4.0		0.6		μs
t _{w(STO:STA)}	Stop to Start condition time (bus free)	4.7		1.3		μѕ
C _b	Capacitive load for each bus line		400		400	pF

^{1.} Guaranteed by design, not tested in production.

f_{PCLK1} must be higher than 2 MHz to achieve standard mode I²C frequencies. It must be higher than 4 MHz
to achieve fast mode I²C frequencies. It must be a multiple of 10 MHz to reach the 400 kHz maximum I²C
fast mode clock.

The maximum hold time of the Start condition has only to be met if the interface does not stretch the low period of SCL signal.

^{4.} The device must internally provide a hold time of at least 300 ns for the SDA signal in order to bridge the undefined region of the falling edge of SCL.




Figure 20. I²C bus AC waveforms and measurement circuit

1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.

Table 43. SCL frequency $(f_{PCLK1} = 36 \text{ MHz}, V_{DD} = 3.3 \text{ V})^{(1)(2)}$

\$ (kH-)	I2C_CCR value
f _{SCL} (kHz)	$R_P = 4.7 \text{ k}\Omega$
400	0x801E
300	0x8028
200	0x803C
100	0x00B4
50	0x0168
20	0x0384

^{1.} R_P = External pull-up resistance, $f_{SCL} = I^2C$ speed.

For speeds around 200 kHz, the tolerance on the achieved speed is of ±5%. For other speed ranges, the
tolerance on the achieved speed is ±2%. These variations depend on the accuracy of the external
components used to design the application.

SPI characteristics

Unless otherwise specified, the parameters given in the following table are derived from tests performed under ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in *Table 9*.

Refer to *Section 6.3.11: I/O port characteristics* for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO).

Table 44. SPI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
f _{SCK}	CDI alook fraguanay	Master mode		16	MHz
1/t _{c(SCK)}	SPI clock frequency	Slave mode		16	IVII IZ
t _{r(SCK)}	SPI clock rise and fall time	Capacitive load: C = 30 pF		TBD	ns
DuCy(SCK)	SPI slave input clock duty cycle	Slave mode	30	70	%
t _{su(NSS)} ⁽²⁾	NSS setup time	Slave mode	4t _{PCLK}		
t _{h(NSS)} ⁽²⁾	NSS hold time	Slave mode	2t _{PCLK}		
$t_{w(SCKL)}^{(2)}$	SCK high and low time	Master mode, f _{PCLK} = 16 MHz, presc = 4	TBD	TBD	
	Data input setup time	Master mode	5		
t _{su(MI)} (2) t _{su(SI)} (2)	Data input setup time	Slave mode	5		
t _{h(MI)} (2)	Data input hold time	Master mode	5		
t _{h(SI)} (2)	Data input hold time	Slave mode	4		ns
t _{a(SO)} (2)(3)	Data output access time	Slave mode, f _{PCLK} = 20 MHz	0	3t _{PCLK}	
t _{dis(SO)} (2)(4)	Data output disable time	Slave mode	TBD	TBD	
t _{v(SO)} (2)(1)	Data output valid time	Slave mode (after enable edge)		TBD	
t _{v(MO)} ⁽²⁾⁽¹⁾	Data output valid time	Master mode (after enable edge)		TBD	
t _{h(SO)} ⁽²⁾	Data output hold time	Slave mode (after enable edge)	TBD		
t _{h(MO)} ⁽²⁾	Data output noid time	Master mode (after enable edge)	TBD		

^{1.} Remapped SPI1 characteristics to be determined.

^{2.} Based on characterization, not tested in production.


Min time is for the minimum time to drive the output and max time is for the maximum time to validate the data.

^{4.} Min time is for the minimum time to invalidate the output and max time is for the maximum time to put the data in Hi-Z.

NSS input tc(SCK) t h(NSS) tsu(NSS) CPHA=0 CPOL=0 tw(SCKH) CPHA=0 tw(SCKL) CPOL=1 $_{t_{f(SCK)}}^{t_{r(SCK)}}$ ta(SO) tv(SO) th(SO) t_{dis(SO)} MISO MSB OUT BIT6 OUT LSB OUT OUTPUT tsu(SI) → MOSI M SB IN LSB IN BIT1 IN INPUT th(SI) ai14134c

Figure 21. SPI timing diagram - slave mode and CPHA = 0





1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.




Figure 23. SPI timing diagram - master mode⁽¹⁾

1. Measurement points are done at CMOS levels: $0.3V_{DD}$ and $0.7V_{DD}$.

USB characteristics

The USB interface is USB-IF certified (Full Speed).

Table 45. USB startup time

Symbol	Parameter	Max	Unit
t _{STARTUP} ⁽¹⁾	USB transceiver startup time	1	μs

1. Guaranteed by design, not tested in production.

Table 46. USB DC electrical characteristics

Symbol	Parameter	Conditions	Min. ⁽¹⁾	Max. ⁽¹⁾	Unit			
Input leve	Input levels							
V_{DD}	USB operating voltage ⁽²⁾		3.0 ⁽³⁾	3.6	V			
V _{DI} ⁽⁴⁾	Differential input sensitivity	I(USBDP, USBDM)	0.2					
V _{CM} ⁽⁴⁾	Differential common mode range	Includes V _{DI} range	0.8	2.5	V			
V _{SE} ⁽⁴⁾	Single ended receiver threshold		1.3	2.0				
Output lev	vels							
V _{OL}	Static output level low	R_L of 1.5 k Ω to 3.6 $V^{(5)}$		0.3	V			
V _{OH}	Static output level high	R_L of 15 kΩ to $V_{SS}^{(5)}$	2.8	3.6	V			

- 1. All the voltages are measured from the local ground potential.
- 2. To be compliant with the USB 2.0 full-speed electrical specification, the USBDP (D+) pin should be pulled up with a 1.5 k Ω resistor to a 3.0-to-3.6 V voltage range.
- 3. The STM32L15xxx USB functionality is ensured down to 2.7 V but not the full USB electrical characteristics which are degraded in the 2.7-to-3.0 V V_{DD} voltage range.
- 4. Guaranteed by characterization, not tested in production.
- 5. R_L is the load connected on the USB drivers.

Figure 24. USB timings: definition of data signal rise and fall time




Table 47. USB: full-speed electrical characteristics

	Driver characteristics ⁽¹⁾							
Symbol	Parameter	Conditions	Min	Max	Unit			
t _r	Rise time ⁽²⁾	C _L = 50 pF	4	20	ns			
t _f	Fall Time ⁽²⁾	C _L = 50 pF	4	20	ns			
t _{rfm}	Rise/ fall time matching	t _r /t _f	90	110	%			
V _{CRS}	Output signal crossover voltage		1.3	2.0	V			

- 1. Guaranteed by design, not tested in production.
- 2. Measured from 10% to 90% of the data signal. For more detailed informations, please refer to USB Specification Chapter 7 (version 2.0).

6.3.15 12-bit ADC characteristics

Unless otherwise specified, the parameters given in *Table 48* are derived from tests performed under ambient temperature, f_{PCLK2} frequency and V_{DDA} supply voltage conditions summarized in *Table 9*.

Table 48. ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DDA}	Power supply		1.8		3.6	
V	Positive reference voltage	2.4 V ≤V _{DDA} ≤3.6 V	2.4		V_{DDA}	$ \mid \ _{V} \mid$
V _{REF+}	Positive reference voltage	1.8 V ≤V _{DDA} ≤2.4 V		V_{DDA}]
V _{REF-}	Negative reference voltage			V_{SSA}		
I _{VDDA}	Current on the V _{DDA} input pin			1000		μΑ
I _{VREF}	Current on the V _{REF} input pin			400 ⁽¹⁾	TBD	μΛ
V _{AIN}	Conversion voltage range ⁽²⁾		0(3)		V_{REF+}	V
		2.4 V ≤V _{DDA} ≤3.6V	0.320		16	
f _{ADC}	ADC clock frequency	1.8 V ≤V _{DDA} ≤2.4V Voltage range 1 & 2	0.320		8	MHz
		1.8 V ≤V _{DDA} ≤2.4V Voltage range 3	0.320		4	
f _S ⁽⁴⁾	Sampling rate	Direct channels	0.02		1	Msps
IS' /	Sampling rate	Multiplexed channels	0.02		TBD	ivisps
t _S	Sampling time	f _{ADC} = 16 MHz	0.107		17.1	μs
មន	Sampling time		4		384	1/f _{ADC}
		f _{ADC} = 16 MHz	1		24.75	μs
t _{CONV}	Total conversion time (including sampling time)		phase)	4 (samp +12 (su mation)	ling ccessive	1/f _{ADC}
R _{ADC}	Campling quitab registance	Direct channels			TBD	kΩ
''ADC	Sampling switch resistance	Multiplexed channels			TBD	KS2
C _{ADC}	Internal sample and hold	Direct channels			TBD	nE.
OADC	capacitor	Multiplexed channels			TBD	pF
f _{TRIG}	External trigger frequency	f _{ADC} = 16 MHz			TBD	kHz
TRIG	External trigger frequency				TBD	1/f _{ADC}
R _{AIN} ⁽⁵⁾	External input impedance				TBD	kΩ
t _{lat}	Injection trigger conversion	f _{ADC} = 16 MHz			TBD	μs
iat	latency				TBD	1/f _{ADC}
t _{latr}	Regular trigger conversion	f _{ADC} = 16 MHz			TBD	μs
ratr	latency				TBD	1/f _{ADC}
t _{STAB}	Power-up time				3.5	μs

- 1. Based on characterization results, not tested in production.
- V_{REF+} can be internally connected to V_{DDA} and V_{REF-} can be internally connected to V_{SSA}, depending on the package. Refer to Section 4: Pin description for further details.
- 3. V_{SSA} or V_{REF-} must be tied to ground.
- 4. Guaranteed by design, not tested in production.
- 5. For 1 Msps, maximum Rext is 0.5 k Ω

Table 49. ADC accuracy - limited test conditions⁽¹⁾⁽²⁾

Symbol	Parameter	Test conditions	Тур	Max ⁽³⁾	Unit
ET	Total unadjusted error		±TBD	±TBD	
EO	Offset error		±TBD	±TBD	
EG	Gain error		±TBD	±TBD	LSB
ED	Differential linearity error		±TBD	±TBD	
EL	Integral linearity error		±TBD	±TBD	


- 1. ADC DC accuracy values are measured after internal calibration.
- 2. ADC accuracy vs. negative injection current: injecting negative current on any of the standard (non-robust) analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current. Any positive injection current within the limits specified for I_{INJ(PIN)} and ΣI_{INJ(PIN)} in Section 6.3.11 does not affect the ADC accuracy.
- 3. Based on characterization, not tested in production.

Table 50. ADC accuracy (1)(2)

Symbol	Parameter	Test conditions	Тур	Max ⁽³⁾	Unit
ET	Total unadjusted error	f COMIL	±TBD	±TBD	
EO	Offset error	f _{PCLK2} = 56 MHz, f _{ADC} = 14 MHz, R _{AIN} < 10 kΩ,	±TBD	±TBD	
EG	Gain error	V _{DDA} = 2.4 V to 3.6 V	±TBD	±TBD	LSB
ED	Differential linearity error	Measurements made after ADC calibration	±TBD	±TBD	
EL	Integral linearity error	7120 Gallistation	±TBD	±TBD	
ENOB	Effective number of bits		±TBD	±TBD	bits
SINAD	Signal-to-noise and distortion ratio		±TBD	±TBD	
SNR	Signal-to-noise ratio		±TBD	±TBD	dB
THD	Total harmonic distortion		±TBD	±TBD	

- 1. Better performance could be achieved in restricted V_{DD} , frequency, V_{REF} and temperature ranges.
- ADC Accuracy vs. Negative Injection Current: Injecting negative current on any of the standard (non-robust) analog input pins should be avoided as this significantly reduces the accuracy of the conversion being performed on another analog input. It is recommended to add a Schottky diode (pin to ground) to standard analog pins which may potentially inject negative current.
 Any positive injection current within the limits specified for I_{INJ(PIN)} and ΣI_{INJ(PIN)} in Section 6.3.11 does not affect the ADC accuracy.
- 3. Based on characterization, not tested in production.

Figure 25. ADC accuracy characteristics




 V_{DD} STM32L15xxx Sample and hold ADC V_{T} converter ▲ 0.6 V R_{ADC}⁽¹⁾ $R_{AIN}^{(1)}$ AINx 12-bit converter $\underline{\mathsf{C}}_{\mathsf{parasitic}}$ C_{ADC}(1) ai17856

Figure 26. Typical connection diagram using the ADC

- 1. Refer to *Table 48* for the values of R_{AIN}, R_{ADC} and C_{ADC}.
- $C_{parasitic}$ represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the pad capacitance (roughly 7 pF). A high $C_{parasitic}$ value will downgrade conversion accuracy. To remedy this, f_{ADC} should be reduced.

General PCB design guidelines

Power supply decoupling should be performed as shown in Figure 27 or Figure 28, depending on whether $V_{\text{REF+}}$ is connected to V_{DDA} or not. The 10 nF capacitors should be ceramic (good quality). They should be placed as close as possible to the chip.



1. V_{REF+} and V_{REF-} inputs are available only on 100-pin packages.

Doc ID 17659 Rev 1 86/106




Figure 28. Power supply and reference decoupling (V_{REF+} connected to V_{DDA})

1. $V_{\text{REF+}}$ and $V_{\text{REF-}}$ inputs are available only on 100-pin packages.

6.3.16 DAC electrical specifications

Table 51. DAC characteristics


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DDA}	Analog supply voltage		1.8		3.6	
V _{REF+}	Reference supply voltage	V _{REF+} must always be below V _{DDA}	1.8		3.6	٧
V _{SSA}	Ground		0		0	
I _{DDVREF+}	Current consumption on V _{REF+} supply				210	
	Current consumption on	No load, middle code (0x800)		370	TBD	μΑ
I _{DDA}	V _{DDA} supply	No load, worst code (0xF1C) with V _{REF+} = 3.6 V		500	TBD	
R _L ⁽¹⁾	Resistive load	DAC output buffer ON	5			kΩ
C _L ⁽¹⁾	Capacitive load	DAC output buller ON			50	pF
R _O	Output impedance	DAC output buffer OFF			TBD	kΩ
V	Voltage on DAC_OUT output	DAC output buffer ON	0.2		V _{DDA} – 0.2	V
V _{DAC_OUT}	voltage on DAO_OOT output	DAC output buffer OFF	0.5		V _{REF+} – 1LSB	mV
DNL	Differential non linearity	$C_L \le 50$ pF, $R_L \ge 5$ k Ω DAC output buffer ON		±1	TBD	
5112		C _L ≤50 pF DAC output buffer OFF		TBD	TBD	LSB
INL	Integral non linearity	$C_L \le 50 \text{ pF, } R_L \ge 5 \text{ k}\Omega$ DAC output buffer ON		±2	TBD	
IINL	integral non inteanty	C _L ≤50 pF DAC output buffer OFF		TBD	TBD	
0#	Offset error (difference between the	$C_L \le 50$ pF, $R_L \ge 5$ k Ω DAC output buffer ON		±10		
Offset	value measured at Code (0x800) and the ideal value = $V_{REF+}/2$)	C _L ≤50 pF DAC output buffer OFF		TBD	TBD	mV
Gain error	Gain error	$C_L \le 50$ pF, $R_L \ge 5$ k Ω DAC output buffer ON		±0.5	TBD	%
Gaiii eiioi	Gaill Giloi	C _L ≤50 pF DAC output buffer OFF		TBD	TBD	/0

Table 51. DAC characteristics (continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		$C_L \le 50 \text{ pF, } R_L \ge 5 \text{ k}\Omega$ DAC output buffer ON		TBD	TBD	LSB
TOE	Total unadjusted error	C _L ≤50 pF DAC output buffer OFF		TBD	TBD	LOD
Ito-TTI INIO	Settling time (full scale: for a 12-bit code transition between the lowest and the highest input codes till DAC_OUT reaches final value ±1LSB	C_L ≤ 50 pF, R_L ≥ 5 kΩ		7	TBD	μs
l Indate rate	Max frequency for a correct DAC_OUT change (95% of final value) with 1 LSB variation in the input code	C_L ≤50 pF, R_L ≥ 5 kΩ			1	Msps
t _{WAKEUP}	Wakeup time from off state (setting the ENx bit in the DAC Control register)	$C_L \le 50 \text{ pF, } R_L \ge 5 \text{ k}\Omega$		9	TBD	μs
PSRR+	V _{DDA} supply rejection ratio (static DC measurement)	$C_L \le 50 \text{ pF, } R_L \ge 5 \text{ k}\Omega$		-60	-35	dB

^{1.} Connected between DAC_OUT and V_{SSA}.

Figure 29. 12-bit buffered /non-buffered DAC



The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external loads directly without the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the DAC_CR register.

6.3.17 Temperature sensor characteristics

Table 52. TS characteristics

Symbol	Parameter	Min	Тур	Max	Unit
T _L ⁽¹⁾	V _{SENSE} linearity with temperature		±1	TBD	°C
Avg_Slope ⁽¹⁾	Average slope	TBD	1.62	TBD	mV/°C
V ₉₀ ⁽¹⁾	Voltage at 90°C ±5°C ⁽²⁾	TBD	0.597	TBD	V
I _{DDA} (TEMP)	Current consumption		3.4	6	μΑ

Table 52. TS characteristics (continued)

Symbol	Parameter	Min	Тур	Max	Unit
t _{START} (3)	Startup time			10	
T _{S_temp} ⁽⁴⁾⁽³⁾	ADC sampling time when reading the temperature		5	10	μs

- 1. Guaranteed by characterization, not tested in production.
- 2. Measured at V_{DD} = 3 V ±10 mV. V90 ADC conversion result is stored in the TS_Factory_CONV_V90 byte.
- 3. Guaranteed by design, not tested in production.
- 4. Shortest sampling time can be determined in the application by multiple iterations.

6.3.18 Comparator

Table 53. Comparator 1 characteristics

Symbol	Parameter	Min	Тур	Max ⁽¹⁾	Unit
V _{DDA}	Analog supply voltage	1.65		3.6	V
R _{400K}	R _{400K} value		400		kΩ
R _{10K}	R _{10K} value		10		K22
V _{IN}	Comparator 1 input voltage range	0		V _{DDA - TBD}	V
V _{REFINT}	Internal reference voltage		1.225		V
t _{START}	Comparator startup time		7		5
td	Propagation delay ⁽²⁾		3		μs
Voffset	Comparator offset error		3		mV
I _{COMP1}	Current consumption ⁽³⁾		160	TBD	nA

- 1. Based on characterization, not tested in production.
- 2. The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.
- 3. Comparator consumption only. Internal reference voltage not included.

Table 54. Comparator 2 characteristics

Symbol	Parameter	Conditions	Min	Тур	Max ⁽¹⁾	Unit
V_{DDA}	Analog supply voltage		1.65		3.6	V
V _{IN}	Comparator 2 input voltage range		0		V_{DDA}	٧
+.	Comparator startup time	Fast mode			TBD	
^t START	Comparator startup time	Slow mode			TBD	
+	Propagation delay ⁽²⁾ in slow mode	1.65 V ≤V _{DDA} ≤2.7 V		TBD	TBD	
t _{d slow}	Propagation delay. 7 in Slow mode	2.7 V ≤V _{DDA} ≤3.6 V		TBD	TBD	μs
t _{d fast} Propagation delay ⁽³⁾ in fast mode		1.65 V ≤V _{DDA} ≤2.7 V		TBD	TBD	
t _{d fast}	Fropagation delay. 7 III last mode	2.7 V ≤V _{DDA} ≤3.6 V		TBD	TBD	



	<u> </u>					
Symbol	Parameter	Conditions	Min	Тур	Max ⁽¹⁾	Unit
V _{offset}	Comparator offset error			TBD		mV
1	Current consumption ⁽⁴⁾	Fast mode		TBD	TBD	μA
ICOMP2	Current consumption.	Slow mode		TBD	TBD	μΛ

Table 54. Comparator 2 characteristics (continued)

- 1. Based on characterization, not tested in production.
- 2. The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.
- 3. The delay is characterized for 100 mV input step with 10 mV overdrive on the inverting input, the non-inverting input set to the reference.
- 4. Comparator consumption only. Internal reference voltage not included.

6.3.19 LCD controller (STM32L152xx only)

The STM8L152xx embeds a built-in step-up converter to provide a constant LCD reference voltage independently from the V_{DD} voltage. An external capacitor C_{ext} must be connected to the V_{LCD} pin to decouple this converter.

Table 55. LCD controller characteristics

Symbol	Parameter	Min	Тур	Max	Unit
V _{LCD}	LCD external voltage			3.6	
V _{LCD0}	LCD internal reference voltage 0		2.6		
V _{LCD1}	LCD internal reference voltage 1		2.7		
V _{LCD2}	LCD internal reference voltage 2	0	2.8		
V _{LCD3}	LCD internal reference voltage 3		2.9		٧
V _{LCD4}	LCD internal reference voltage 4		3		
V _{LCD5}	LCD internal reference voltage 5		3.1		
V _{LCD6}	LCD internal reference voltage 6		3.2		
V _{LCD7}	LCD internal reference voltage 7		3.3		
C _{ext}	V _{LCD} external capacitance	0.1		2	μF
I _{LCD} ⁽¹⁾	Supply current at V _{DD} = 1.8 V		TBD		
LCD, ,	Supply current at V _{DD} = 1.8 V		TBD		μA
R _H	Low drive resistive network		TBD		МΩ
R _L	High drive resistive network		TBD		kΩ
V ₄₄	Segment/Common highest level voltage			V_{LCD}	٧
V ₃₄	Segment/Common 3/4 level voltage		3/4 V _{LCD}		
V ₂₃	Segment/Common highest level voltage		2/3 V _{LCD}		v
V ₁₂	Segment/Common highest level voltage		1/2 V _{LCD}]
V ₁₃	Segment/Common highest level voltage		1/3 V _{LCD}		

Table 55. LCD controller characteristics (continued)

Symbol	Parameter	Min	Тур	Max	Unit
V ₁₄	Segment/Common highest level voltage		1/4 V _{LCD}		V
V ₀	Segment/Common lowest level voltage	0			V

LCD enabled with 3 V internal step-up active, 1/8 duty, 1/4 bias, division ratio= 64, all pixels active, no LCD connected

7 Package characteristics

7.1 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.




Figure 30. VFQFPN48 7 x 7 mm, 0.5 mm pitch, package Figure 31. Recommended footprint outline⁽¹⁾ (dimensions in mm)⁽¹⁾

1. Drawing is not to scale.

Table 56. VFQFPN48 – very thin fine pitch quad flat pack nolead 7×7 mm, 0.5 mm pitch package mechanical data

	paonago mooi					
Cumbal		millimeters			inches ⁽¹⁾	
Symbol	Тур	Min	Max	Тур	Min	Max
Α	0.900	0.800	1.000	0.0354	0.0315	0.0394
A1	0.020		0.050	0.0008		0.0020
A2	0.650		1.000	0.0256		0.0394
A3	0.250			0.0098		
b	0.230	0.180	0.300	0.0091	0.0071	0.0118
D	7.000	6.850	7.150	0.2756	0.2697	0.2815
D2	4.700	2.250	5.250	0.1850	0.0886	0.2067
E	7.000	6.850	7.150	0.2756	0.2697	0.2815
E2	4.700	2.250	5.250	0.1850	0.0886	0.2067
е	0.500	0.450	0.550	0.0197	0.0177	0.0217
L	0.400	0.300	0.500	0.0157	0.0118	0.0197
ddd		0.080			0.0031	

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Pitch 0.5 mm

D pad 0.27 mm

Dsm 0.35 mm typ (depends on the soldermask registration tolerance)

Solder paste 0.27 mm aperture diameter

Figure 32. Recommended PCB design rules for pads (0.5 mm pitch BGA)

- 1. Non solder mask defined (NSMD) pads are recommended
- 2. 4 to 6 mils solder paste screen printing process




Figure 33. TFBGA64 - 8 x 8 active ball array, 5 x 5 mm, 0.5 mm pitch, package outline

1. Drawing is not to scale.

Table 57. TFBGA64 - 8 x 8 active ball array, 5 x 5 mm, 0.5 mm pitch, package mechanical data

O		millimeters			inches ⁽¹⁾	
Symbol	Min	Тур	Max	Min	Max	
Α			1.200			0.0472
A1	0.150			0.0059		
A2		0.785			0.0309	
A3		0.200			0.0079	
A4			0.600			0.0236
b	0.250	0.300	0.350	0.0098	0.0118	0.0138
D	4.850	5.000	5.150	0.1909	0.1969	0.2028
D1		3.500			0.1378	
E	4.850	5.000	5.150	0.1909	0.1969	0.2028
E1		3.500			0.1378	
е		0.500			0.0197	
F		0.750			0.0295	
ddd		0.080			0.0031	
eee		0.150			0.0059	
fff		0.050			0.0020	

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 34. UFBGA100 - ultra fine pitch ball grid array, 7 x 7 mm, 0.50 mm pitch, package outline

1. Drawing is not to scale.

Table 58. UFBGA100 - ultra fine pitch ball grid array, 7 x 7 mm, 0.50 mm pitch, package mechanical data

Cumbal	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
Α	0.46	0.53	0.6	0.0181	0.0209	0.0236
A1	0.06	0.08	0.1	0.0024	0.0031	0.0039
A2	0.4	0.45	0.5	0.0157	0.0177	0.0197
b	0.2	0.25	0.3	0.0079	0.0098	0.0118
D		7			0.2756	
D1		5.5			0.2165	
Е		7			0.2756	
E1		5.5			0.2165	
е		0.5			0.0197	
FD		0.75			0.0295	
FE		0.75			0.0295	

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.




Figure 35. LQFP100, 14 x 14 mm, 100-pin low-profile Figure 36. Recommended footprint⁽¹⁾⁽²⁾ quad flat package outline⁽¹⁾

- 1. Drawing is not to scale.
- 2. Dimensions are in millimeters.


Table 59. LQPF100, 14 x 14 mm, 100-pin low-profile quad flat package mechanical data

Cumbal	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
Α			1.6			0.063
A1	0.05		0.15	0.002		0.0059
A2	1.35	1.4	1.45	0.0531	0.0551	0.0571
b	0.17	0.22	0.27	0.0067	0.0087	0.0106
С	0.09		0.2	0.0035		0.0079
D	15.8	16	16.2	0.622	0.6299	0.6378
D1	13.8	14	14.2	0.5433	0.5512	0.5591
D3		12			0.4724	
E	15.8	16	16.2	0.622	0.6299	0.6378
E1	13.8	14	14.2	0.5433	0.5512	0.5591
E3		12			0.4724	
е		0.5			0.0197	
L	0.45	0.6	0.75	0.0177	0.0236	0.0295
L1		1			0.0394	
k	0.0°	3.5°	7.0°	0.0°	3.5°	7.0°
ccc		0.08		0.0031		

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 37. LQFP64, 10 x 10 mm, 64-pin low-profile quad Figur flat package outline⁽¹⁾

Figure 38. Recommended footprint⁽¹⁾⁽²⁾



- Drawing is not to scale.
- 2. Dimensions are in millimeters.


Table 60. LQFP64, 10 x 10 mm, 64-pin low-profile quad flat package mechanical data

Obl	millimeters			inches ⁽¹⁾		
Symbol	Min	Тур	Max	Min	Тур	Max
Α			1.60			0.0630
A1	0.05		0.15	0.0020		0.0059
A2	1.35	1.40	1.45	0.0531	0.0551	0.0571
b	0.17	0.22	0.27	0.0067	0.0087	0.0106
С	0.09		0.20	0.0035		0.0079
D		12.00			0.4724	
D1		10.00			0.3937	
E		12.00			0.4724	
E1		10.00			0.3937	
е		0.50			0.0197	
θ	0°	3.5°	7°	0°	3.5°	7°
L	0.45	0.60	0.75	0.0177	0.0236	0.0295
L1		1.00			0.0394	
N	Number of pins					
' '	64					

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 39. LQFP48, 7 x 7 mm, 48-pin low-profile quad flat package outline⁽¹⁾

Figure 40. Recommended footprint⁽¹⁾⁽²⁾



- 1. Drawing is not to scale.
- 2. Dimensions are in millimeters.

Table 61. LQFP48, 7 x 7 mm, 48-pin low-profile quad flat package mechanical data

Symbol	millimeters			inches ⁽¹⁾		
Symbol	Тур	Min	Max	Тур	Min	Max
А			1.600			0.0630
A1		0.050	0.150		0.0020	0.0059
A2	1.400	1.350	1.450	0.0551	0.0531	0.0571
b	0.220	0.170	0.270	0.0087	0.0067	0.0106
С		0.090	0.200		0.0035	0.0079
D	9.000	8.800	9.200	0.3543	0.3465	0.3622
D1	7.000	6.800	7.200	0.2756	0.2677	0.2835
D3	5.500			0.2165		
E	9.000	8.800	9.200	0.3543	0.3465	0.3622
E1	7.000	6.800	7.200	0.2756	0.2677	0.2835
E3	5.500			0.2165		
е	0.500			0.0197		
L	0.600	0.450	0.750	0.0236	0.0177	0.0295
L1	1.000			0.0394		
k	3.5°	0°	7°	3.5°	0°	7°
ccc	0.080			0.0031		

^{1.} Values in inches are converted from mm and rounded to 4 decimal digits.

7.2 Thermal characteristics

The maximum chip-junction temperature, T_J max, in degrees Celsius, may be calculated using the following equation:

$$T_J \max = T_A \max + (P_D \max \times \Theta_{JA})$$

Where:

- T_A max is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in °C/W,
- P_D max is the sum of P_{INT} max and $P_{I/O}$ max (P_D max = P_{INT} max + $P_{I/O}$ max),
- P_{INT} max is the product of I_{DD} and V_{DD}, expressed in Watts. This is the maximum chip internal power.

P_{I/O} max represents the maximum power dissipation on output pins where:

$$P_{I/O} \max = \Sigma (V_{OL} \times I_{OL}) + \Sigma ((V_{DD} - V_{OH}) \times I_{OH}),$$

taking into account the actual V_{OL} / I_{OL} and V_{OH} / I_{OH} of the I/Os at low and high level in the application.

Table 62. Thermal characteristics

Symbol	Parameter	Value	Unit
	Thermal resistance junction-ambient BGA100 - 7 x 7 mm	TBD	
	Thermal resistance junction-ambient LQFP100 - 14 x 14 mm / 0.5 mm pitch	46	
$\Theta_{\sf JA}$	Thermal resistance junction-ambient LQFP64 - 10 x 10 mm / 0.5 mm pitch	45	°C/W
	Thermal resistance junction-ambient LQFP48 - 7 x 7 mm / 0.5 mm pitch	55	
	Thermal resistance junction-ambient VFQFPN48 - 7 x 7 mm / 0.5 mm pitch	16	

7.2.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org.

7.2.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the ordering information scheme shown in *Table 63: Ordering information scheme*.

Each temperature range suffix corresponds to a specific guaranteed ambient temperature at maximum dissipation and, to a specific maximum junction temperature.

As applications do not commonly use the STM32L15xxx at maximum dissipation, it is useful to calculate the exact power consumption and junction temperature to determine which temperature range will be best suited to the application.

The following examples show how to calculate the temperature range needed for a given application.

Example 1: High-performance application

Assuming the following application conditions:

Maximum ambient temperature $T_{Amax} = 82$ °C (measured according to JESD51-2), $I_{DDmax} = 50$ mA, $V_{DD} = 3.5$ V, maximum 20 I/Os used at the same time in output at low level with $I_{OL} = 8$ mA, $V_{OL} = 0.4$ V and maximum 8 I/Os used at the same time in output at low level with $I_{OL} = 20$ mA, $V_{OL} = 1.3$ V

 $P_{INTmax} = 50 \text{ mA} \times 3.5 \text{ V} = 175 \text{ mW}$

 $P_{IOmax} = 20 \times 8 \text{ mA} \times 0.4 \text{ V} + 8 \times 20 \text{ mA} \times 1.3 \text{ V} = 272 \text{ mW}$

This gives: P_{INTmax} = 175 mW and P_{IOmax} = 272 mW:

 $P_{Dmax} = 175 + 272 = 447 \text{ mW}$

Thus: P_{Dmax} = 447 mW

Using the values obtained in *Table 62* T_{Jmax} is calculated as follows:

For LQFP100, 46 °C/W

 $T_{Jmax} = 82 \, ^{\circ}C + (46 \, ^{\circ}C/W \times 447 \, mW) = 82 \, ^{\circ}C + 20.6 \, ^{\circ}C = 102.6 \, ^{\circ}C$

This is within the range of the suffix 6 version parts ($-40 < T_J < 105$ °C).

In this case, parts must be ordered at least with the temperature range suffix 6 (see *Table 63: Ordering information scheme*).

Example 2: High-temperature application

Using the same rules, it is possible to address applications that run at high ambient temperatures with a low dissipation, as long as junction temperature T_J remains within the specified range.

Assuming the following application conditions:

Maximum ambient temperature $T_{Amax} = 115$ °C (measured according to JESD51-2),

 I_{DDmax} = 20 mA, V_{DD} = 3.5 V, maximum 20 I/Os used at the same time in output at low level with I_{OI} = 8 mA, V_{OI} = 0.4 V

 $P_{INTmax} = 20 \text{ mA} \times 3.5 \text{ V} = 70 \text{ mW}$

 $P_{IOmax} = 20 \times 8 \text{ mA} \times 0.4 \text{ V} = 64 \text{ mW}$

This gives: P_{INTmax} = 70 mW and P_{IOmax} = 64 mW:

 $P_{Dmax} = 70 + 64 = 134 \text{ mW}$

Thus: P_{Dmax} = 134 mW

Using the values obtained in Table 62 T_{Jmax} is calculated as follows:


For LQFP100, 46 °C/W

$$T_{Jmax} = 115 \, ^{\circ}C + (46 \, ^{\circ}C/W \times 134 \, mW) = 115 \, ^{\circ}C + 6.2 \, ^{\circ}C = 121.2 \, ^{\circ}C$$

This is within the range of the suffix 7 version parts ($-40 < T_J < 125$ °C).


In this case, parts must be ordered at least with the temperature range suffix 7 (see *Table 63: Ordering information scheme*).





8 Ordering information scheme

Table 63. Ordering information scheme



For a list of available options (speed, package, etc.) or for further information on any aspect of this device, please contact your nearest ST sales office.

9 Revision history

Table 64. Document revision history

Date	Revision	Changes
02-Jul-2010	1	Initial release.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2010 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

