5

P4C230 ULTRA HIGH-SPEED 64K x 9 CMOS STATIC RAM

x

FEATURES

- Full CMOS Design
- Fast Access Times: 13/15/17/20ns (max.)
- Dual Chip Enables for Depth Expansion
- Output Enable for Bank Switching
- Supports Processor Speeds to 75MHz
- Standby Power Mode when disabled

- Single 5V ± 10% Power Supply
- Common Data I/O
- **TTL-Compatible Inputs & Outputs**
- Three-State Outputs
- 44-pin PLCC Package

Zi.

DESCRIPTION

The P4C230 is a 589,824-bit ultra high-speed CMOS static RAM organized as 64Kx9 for general-purpose high-density applications. Dual complementary chip enable controls (\overline{CE}_1, CE_2) facilitate easy depth expansion to 128K with no decoding penalty. An output enable (\overline{OE}) control permits fast bus turnaround and switching between several memory banks.

Access times as fast as 13ns are available permitting processor speeds up to 75MHz. A single 5V \pm 10% tolerance power supply is needed. Power dissipation is 1W (max.) when active and only 200mW when deselected using either chip enable.

The P4C230 is ideally suited for use at 15ns as secondary cache with the MIPS PR4000S at 60MHz. Twenty units


comprise a 1MByte cache (including tag and check bits), which can be used with the PR4000S in the joint- or split-cache modes. Total power dissipation in the cache is under 8W (max.) assuming a 25% activity cycle.

The P4C230 can be used as primary cache (i386) and secondary cache (i486) with the ix86 processor family. Only four units are required for a 256KByte cache in a 32-bit bus system.


The P4C230 is manufactured using PACE III technology and is available in a 44-pin PLCC package, providing high board-level density.

×4

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION



PERFORMANCE
SEMICONDUCTOR CORPORATION


Means Quality, Service and Speed

TRUTH TABLE

CE,	CE ₂	WE	ŌĒ	MODE	OUTPUT
н	х	X	x	Deselected Cycle	High Z
x	L	x	x		
L	Н	н	н	Output Disabled	High Z
L	н	Н	L	Read Cycle	Data Out
L	Н	L	х	Write Cycle	Data In

APPLICATION EXAMPLE: PR4000 Secondary Cache

(1MByte configured as split instruction-data caches of 512KBytes each).



5-30