

PRELIMINARY

DESCRIPTION:

The DPD1MX16M2H3 "STACK" module is a revolutionary new memory subsystem using Dense-Pac Microsystems' ceramic Stackable Leadless Chip Carriers (SLCC) stacked and leaded for surface mount applications. The module is configured as a four-high stack with dual sided Gullwing leads and packs 16-Megabits of CMOS DRAM in an area just over one-half square inch (0.539 in²), while maintaining a height of only 0.356 inches.


The DPD1MX16M2H3 contains four individual 512K x 8 DRAMs, packaged in their own hermetically sealed SLCC making the module suitable for commercial, industrial and military applications.

The module can be organized as 1Meg x 16 or 2Meg x 8 and has a Fast Page Mode as a high speed access mode.


By using SLCCs, the "Stack" family of modules offers a higher board density of memory than available with conventional through-hole, surface mount or hybrid techniques.

FEATURES:


- Organizations Available: 1Meg x 16, 2Meg x 8
- Access Times: 70, 80, 100ns
- 1,024 Refresh Cycles (16ms)
- Single +5V Power Supply, ±10% Tolerance
- 3 Variations of Refresh:
 - RAS Only Refresh
 - CAS before RAS Refresh
 - Hidden Refresh
- Common Data Inputs and Outputs
- 40-Pin Dual Sided Gullwing STACK Package



FUNCTIONAL BLOCK DIAGRAM



PIN-OUT DIAGRAM



PIN NAMES

A0 - A9	Address Inputs
I/O0 - I/O15	Data Input/Output
RAS0, RAS1	Row Address Strobes
CAS0, CAS1	Column Address Strobes
WE	Write Enable
OE	Output Enable
VDD	Power (+ 5V)
VSS	Ground
N.C.	No Connect

PRELIMINARY

ABSOLUTE MAXIMUM RATINGS			
Symbol	Parameter	Value	Units
T _{STC}	Storage Temperature	-55 to +125	°C
T _{BIAS}	Temperature Under Bias	-10 to +80	°C
V _{I/O}	Voltage on Any Pin	-2.0 to +7.0	V
V _{DD}	V _{DD} Supply Voltage	-1.0 to +7.0	V
I _{OUT}	Output Current	50	mA

CAPACITANCE: t _A = 25°C, f = 1MHz				
Symbol	Parameter	Max	Unit	Condition
C _{ADR}	Address Input	30	pF	V _{IN} = 0V
C _{I2}	CAS Input	15		
C _{I3}	RAS Input	15		
C _{WE}	Write Enable	30		
C _{OE}	Output Enable	30		
C _{I/O}	Data Input/Output	25		

RECOMMENDED OPERATING CONDITIONS						
Symbol	Parameter	Min.	Typ.	Max.	Units	
V _{DD}	Supply Voltage	4.5	5.0	5.5	V	
V _{IL}	Input Low Voltage	-1.0		0.8	V	
V _{IH}	Input High Voltage	2.4		V _{DD} +1.0	V	
T _A	Operating Temperature	C	0	+25	+70	°C
		I	-40	+25	+85	
		M/B	-55	+25	+110	


NOTE: All voltages referenced to V_{SS}.

AC TEST CONDITIONS	
Input Pulse Levels	0V to 3.0V
Input Pulse Rise and Fall Times	5ns *
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V

* Transition measured between 0.8V and 2.2V.

Figure 1. Output Load

** Including Scope and Jig Capacitance.



OUTPUT LOAD		
Load	CL	Parameters Measured
1	100pF	except t _{clz}
2	5pF	t _{clz}

DC OPERATING CHARACTERISTICS					
Symbol	Characteristic	Conditions	Limits		Units
			Min.	Max.	
I _{CC1}	Standby Current: TTL	RAS = CAS = V _{IH}		8	mA
I _{CC2}	Standby Current: CMOS ²⁵	RAS = CAS = V _{DD} -2.0V		4	mA
I _{CC3}	Operating Current: ^{3,4,29} Random READ/WRITE	RAS, CAS, Address Cycling: t _{RC} = t _{RC} min.	x8	245	mA
			x16	480	
I _{CC4}	Operating Supply Current: ^{3,4,29} FAST-PAGE-MODE	RAS = V _{IL} , CAS, Address Cycling: t _{PC} = t _{PC} min.; t _{CP} , t _{ASC} = 10ns	x8	225	mA
			x16	440	
I _{CC5}	Refresh Current: RAS ONLY ^{3,29}	One RAS Cycling, CAS = V _{IH} ; t _{RC} = t _{RC} min.		245	mA
I _{CC5}	Refresh Current: RAS ONLY ^{3,29}	Two RAS Cycling, CAS = V _{IH} ; t _{RC} = t _{RC} min.		480	mA
I _{CC6}	Refresh Current: CBR ³	One RAS Cycling, One CAS Cycling, Address Cycling: t _{RC} = t _{RC} min.		235	mA
I _{CC6}	Refresh Current: CBR ³	Two RAS Cycling, Two CAS Cycling, Address Cycling: t _{RC} = t _{RC} min.		440	mA
V _{OL}	Output Low Voltage	I _{OL} = 4.2mA		0.4	V
V _{OH}	Output High Voltage	I _{OH} = -5mA	2.4		V

PRELIMINARY

TRUTH TABLE								
OPERATING MODE	\overline{RAS}	\overline{CAS}	WE	\overline{OE}	ADDRESS		DATA OUTPUT	
					tr	tc		
Standby	H	H→X	X	X	X	X	HIGH-Z	
Read Cycle	L	L	H	L	ROW	COL	Data-Out	
Early Write Cycle *	L	L	L	X	ROW	COL	Data-In	
Read - Write Cycle *	L	L	H→L	L→H	ROW	COL	Data-Out, Data-In	
Fast - Page - Mode Read Cycle	1st Cycle	L	H→L	H	L	ROW	COL	Data-Out
	2nd Cycle	L	H→L	H	L	N/A	COL	Data-Out
Fast - Page - Mode Write Cycle	1st Cycle *	L	H→L	L	X	ROW	COL	Data-In
	2nd Cycle *	L	H→L	L	X	N/A	COL	Data-In
Fast - Page - Mode Read Write Cycle	1st Cycle *	L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In
	2nd Cycle *	L	H→L	H→L	L→H	N/A	COL	Data-Out, Data-In
Hidden Refresh Cycle	READ	L→H→L	L	L	L	ROW	COL	Data-Out
	WRITE *	L→H→L	L	L	X	ROW	COL	Data-In
\overline{RAS} - Only Refresh Cycle	L	H	X	X	ROW	N/A	HIGH-Z	
CBR Refresh Cycle	H→L	L	X	X	X	X	HIGH-Z	

H = HIGH, L = LOW, X = Don't Care.

* EARLY WRITE only.

FUNCTIONAL DESCRIPTION

Each bit is uniquely addressed through the 19 address bits during READ or WRITE cycles. First, \overline{RAS} is used to latch 10 bits (A0 - A9) then, \overline{CAS} latches 9 bits (A0 - A8).

The \overline{CAS} control also determines whether the cycle will be a refresh cycle (\overline{RAS} - ONLY) or an active cycle (READ, WRITE or READ - WRITE) once \overline{RAS} goes LOW.

READ or WRITE cycles are selected by \overline{WE} . A logic HIGH on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last. Taking \overline{WE} LOW will initiate a WRITE cycle, selecting I/O through I/O7. If \overline{WE} goes LOW prior to \overline{CAS} going LOW, the output pin(s) remain open (HIGH-Z) until the next \overline{CAS} cycle. If \overline{WE} goes LOW after \overline{CAS} goes LOW and data reaches the output pins, data-out (Q) is activated and retains the selected cell data as long as \overline{CAS} and \overline{OE} remain LOW (regardless of \overline{WE} or \overline{RAS}). This late \overline{WE} pulse results in a READ - WRITE cycle.

The eight data inputs and eight data outputs are routed through eight pins using common I/O and pin direction is controlled by \overline{OE} and \overline{WE} .

FAST - PAGE - MODE operations allow faster data operations (READ, WRITE or READ - MODIFY - WRITE) within a row-address-defined (A0 - A9) page boundary. The FAST - PAGE - MODE cycle is always initiated with a row-address strobed-in by \overline{RAS} followed by a common - address strobed - in by \overline{CAS} . \overline{CAS} may be toggled-in by holding \overline{RAS} LOW and strobing-in different column-address, thus executing faster memory cycles. Returning \overline{RAS} HIGH terminated the FAST - PAGE - MODE operation.

Returning \overline{RAS} and \overline{CAS} HIGH terminates a memory cycle and decreases chip current to a reduced standby level. The chip is also preconditioned for the next cycle during the \overline{RAS} HIGH time. Memory cell data is retained in its correct state by maintaining power and excluding any \overline{RAS} cycle (READ - WRITE) or \overline{RAS} REFRESH cycle (\overline{RAS} - ONLY, CBR, or HIDDEN) so that all 1,024 combinations of \overline{RAS} addresses (A0 - A9) are included at least every 16ms. regardless of sequence. The CBR REFRESH cycle will also invoke the refresh counter and controller for row - address control.

PRELIMINARY

A.C. OPERATING AND CHARACTERISTICS									
No.	Symbol	Parameter	70ns		80ns		100ns		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
1	t _{RC}	Random Read or Write Cycle Time	130		150		170		ns
2	t _{RWC}	Read - Write Cycle Time	175		195		215		ns
3	t _{PC}	FAST - PAGE - MODE Read or Write Cycle Time	40		45		55		ns
4	t _{PRWC}	FAST - PAGE - MODE Read - Write Cycle Time	95		100		110		ns
5	t _{RAC}	Access Time from $\overline{\text{RAS}}$ ¹⁴		70		80		100	ns
6	t _{CAC}	Access Time from $\overline{\text{CAS}}$ ¹⁵		20		20		20	ns
7	t _{OE}	Output Enable Time		20		20		20	ns
8	t _{AA}	Access Time from Column - Address		35		40		45	ns
9	t _{CPA}	Access Time from $\overline{\text{CAS}}$ precharge		40		45		50	ns
10	t _{RAS}	$\overline{\text{RAS}}$ Pulse Width	70	100,000	80	100,000	100	100,000	ns
11	t _{RASP}	$\overline{\text{RAS}}$ Pulse Width (FAST - PAGE - MODE)	70	100,000	80	100,000	100	100,000	ns
12	t _{ASH}	$\overline{\text{RAS}}$ Hold Time	20		20		20		ns
13	t _{RP}	$\overline{\text{RAS}}$ Precharge Time	50		60		80		ns
14	t _{CAS}	$\overline{\text{CAS}}$ Pulse Width	20	100,000	20	100,000	20	100,000	ns
15	t _{CSH}	$\overline{\text{CAS}}$ Hold Time	70		80		100		ns
16	t _{CPN}	$\overline{\text{CAS}}$ Precharge Time ¹⁶	10		10		10		ns
17	t _{CP}	$\overline{\text{CAS}}$ Precharge Time (FAST - PAGE - MODE)	10		10		10		ns
18	t _{RCD}	$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time ¹⁷	20	50	20	60	20	70	ns
19	t _{CRP}	$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	10		10		10		ns
20	t _{ASR}	Row Address Setup Time	0		0		0		ns
21	t _{RAH}	Row Address Hold Time	10		10		10		ns
22	t _{RAD}	$\overline{\text{RAS}}$ to Column Address Delay Time ¹⁸	15	35	15	40	15	45	ns
23	t _{ASC}	Column Address Setup Time	0		0		0		ns
24	t _{CAH}	Column Address Hold Time	15		15		15		ns
25	t _{AR}	Column Address Hold Time to $\overline{\text{RAS}}$	55		60		65		ns
26	t _{RAL}	Column Address to $\overline{\text{RAS}}$ Lead Time	35		40		45		ns
27	t _{RCS}	Read Command Setup Time ²⁶	0		0		0		ns
28	t _{RCH}	Read Command Hold Time to $\overline{\text{CAS}}$ ^{19, 26}	0		0		0		ns
29	t _{RRH}	Read Command Hold Time to $\overline{\text{RAS}}$ ¹⁹	0		0		0		ns
30	t _{CLZ}	$\overline{\text{CAS}}$ to Output In LOW-Z ³⁰	3		3		3		ns
31	t _{OFF}	Output Buffer Turn-Off Delay Time ^{20, 28, 30}	3	15	3	15	3	15	ns
32	t _{OD}	Output Disable Time ^{28, 30}	3	15	3	15	3	15	ns
33	t _{WCS}	Write Command Setup Time ^{21, 26}	0		0		0		ns
34	t _{WCH}	Write Command Hold Time ²⁶	10		10		10		ns
35	t _{WCR}	Write Command hold Time to $\overline{\text{RAS}}$ ²⁶	55		60		70		ns
36	t _{WP}	Write Command Pulse Width ²⁶	10		10		10		ns
37	t _{RWL}	Write Command to $\overline{\text{RAS}}$ Lead Time ²⁶	20		20		20		ns
38	t _{CWL}	Write Command to $\overline{\text{CAS}}$ Lead Time ²⁶	20		20		20		ns
39	t _{DS}	Data-In Setup Time ²²	0		0		0		ns
40	t _{DH}	Data-In Hold Time ²²	15		15		15		ns
41	t _{DHR}	Data-In Hold Time to $\overline{\text{RAS}}$	55		60		70		ns
42	t _{RWD}	$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time ²¹	95		105		120		ns
43	t _{AWD}	Column Address to $\overline{\text{WE}}$ Delay Time ²¹	60		65		70		ns



PRELIMINARY

A.C. OPERATING AND CHARACTERISTICS (Continued)									
No.	Symbol	Parameter	70ns		80ns		100ns		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
44	t _{CWD}	CAS to WE Delay Time ²¹	45		45		45		ns
45	t _T	Transition Time (Rise or Fall) ^{9, 10}	3	50	3	50	3	50	ns
46	t _{REF}	Refresh Period (1,024 cycles)		10		10		10	ms
47	t _{RPC}	RAS to CAS Percharge Time	0		0		0		ns
48	t _{CSR}	CAS Setup Time (CBR Refresh Cycle) ⁵	10		10		10		ns
49	t _{CHR}	CAS Hold Time (CBR Refresh Cycle) ⁵	10		10		10		ns
50	t _{WRS}	MASKED WRITE Command to RAS Setup Time ²⁶	0		0		0		ns
51	t _{WRH}	WE Hold Time to RAS (MASKED WRITE) ²⁶	15		15		15		ns
52	t _{OEH}	OE Hold Time from WE During ²⁷ READ - MODIFY - WRITE Cycle	20		20		20		ns
53	t _{ORD}	OE Setup prior to RAS during HIDDEN REFRESH Cycle	0		0		0		ns



NOTES:

- All voltages are referenced to V_{SS}.
- This parameter is sample. V_{DD} - 5V ± 10%; f = 1MHz.
- I_{CC} is dependent on cycle rates.
- I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
- Enables on - chip refresh and address counters.
- The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
- An initial pause of 100μs is required after power-up followed by eight RAS refresh cycles (RAS - ONLY or CBR) before proper operation is assured. The eight RAS cycle wake-ups should be repeated any time the t_{REF} refresh requirement is exceeded.
- AC Characteristics assume t_T = 5ns.
- V_{IH} (min) and V_{IL} (max.) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
- In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monatomic manner.
- If $\overline{\text{CAS}} = V_{IH}$, data output is high impedance.
- If $\overline{\text{CAS}} = V_{IL}$, data output may contain data from the last valid READ cycle.
- Measured with the load equivalent of two TTL gates and 100pF, V_{OH} = 2.0V and V_{OL} = 0.8V.
- Assumes that t_{RCO} < t_{RCO} (max.). If t_{RCO} is greater than the maximum recommended value shown in this table, t_{RCO} will increase by the amount that t_{RCO} exceeds the value shown.
- Assumes that t_{RCO} ≥ t_{RCO} (max.).
- If $\overline{\text{CAS}}$ is LOW at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the Q buffer, $\overline{\text{CAS}}$ must be pulsed HIGH for t_{CPN}.
- Operation within the t_{RCO} (max.) limit ensures that t_{RCO} (max.) can be met. t_{RCO} is greater than the specified t_{RCO} (max.) limit, access time is controlled exclusively by t_{CAC}.
- Operation within the t_{RAD} limit ensures that t_{RCO} (max.) can be met. t_{RAD} (max.) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max.) limit, access time is controlled exclusively by t_{AA}.
- Either t_{TRH} or t_{TRH} must be satisfied for a READ cycle.
- t_{OFF} (max.) defines the time at which the output achieves the open circuit condition; it is not a reference to V_{OH} or V_{OL}.
- t_{WCS}, t_{RDW}, t_{AWD} and t_{CWD} are restrictive operating parameters in LATE - WRITE and READ - MODIFY - WRITE cycles only. If t_{WCS} ≥ t_{WCS} (min.), the cycle is an EARLY - WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If t_{RDW} ≥ t_{RDW} (min.), t_{AWD} ≥ t_{AWD} (min.) and t_{CWD} ≥ t_{CWD} (min.), the cycle is a READ - WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data - out is indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW results in a LATE - WRITE (OE = controlled) cycle.
- These parameters are referenced to $\overline{\text{CAS}}$ leading edge in EARLY - WRITE cycles and WE leading edge in LATE - WRITE or READ - MODIFY - WRITE cycles.
- During a READ cycle, if OE is LOW then taken HIGH before $\overline{\text{CAS}}$ goes HIGH, Q goes open. If OE is tied permanently LOW, LATE - WRITE or READ - MODIFY WRITE operations are not possible.
- A HIDDEN - REFRESH may also be performed after a WRITE cycle. In this case WE = LOW and OE = HIGH.
- All other inputs at V_{DD} - 0.2V.
- Write command is defined as WE going LOW.
- LATE - WRITE and READ - MODIFY - WRITE cycles must have both t_{OD} and t_{OEH} met (OE HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously written data if $\overline{\text{CAS}}$ remains LOW and OE is taken back LOW after t_{OEH} is met. If $\overline{\text{CAS}}$ goes HIGH prior to OE going back LOW, the DQs will remain open.
- The DQs open during READ cycles once t_{OD} or t_{OFF} occur. If $\overline{\text{CAS}}$ goes HIGH before OE, the DQs will open regardless of the state of OE. If $\overline{\text{CAS}}$ stays LOW while OE is brought HIGH, the DQs will open. If OE is brought back LOW ($\overline{\text{CAS}}$ still LOW), the DQs will provide the previously read data.
- Column - Address changed once while RAS = V_{IL} and $\overline{\text{CAS}} = V_{IH}$.
- The 3ns minimum is a parameter guaranteed by design.

PRELIMINARY




PRELIMINARY




NOTES:

- [1] Once t_{RAS} (min.) is met, and \overline{RAS} remains LOW, the DRAM will enter SELF REFRESH mode.
- [2] Once t_{RPS} is satisfied, a complete burst of all rows should be executed.



PRELIMINARY


FAST - PAGE - MODE READ - EARLY - WRITE CYCLE (Pseudo READ - MODIFY - WRITE CYCLES)




NOTE:

[1] Do not drive data prior to HIGH-Z; that is completion of t_{OFF}. t_{CPP} is equal of t_{OFF} + t_{DS} (min.) + guardband between data-out and driving new data-in

RAS - ONLY REFRESH CYCLE (OE and WE Don't Care)




PRELIMINARY




PRELIMINARY

ORDERING INFORMATION



MECHANICAL DRAWING



Dense-Pac Microsystems, Inc.

7321 Lincoln Way ♦ Garden Grove, California 92641-1428
 (714) 898-0007 ♦ (800) 642-4477 (Outside CA) ♦ FAX: (714) 897-1772