

MX·COM, INC. MiXed Signal ICs

CMX808A

DATA BULLETIN

Family Radio Service CTCSS Processor

PRELIMINARY INFORMATION


Features

- Rapid multi-tone CTCSS decoder supports new end user features
- Fast Tone Decode (150ms)
- Supports Tones from 62.5Hz to 251Hz
- Integrated 32 Step Digital Volume Control (-48.0dB to 0dB + Off)
- Tone Cloning Capabilities
- Sub-Audio Tone Rejection Filter
- Low Power 3.0V to 5.5V Operation

- Very small 20-pin TSSOP Package
- 4.0MHz Xtal/Clock Oscillator

Applications

- Family Radio Service (FRS) Radios
- Amateur Radio Equipment
- General Mobile Radio Service (GMRS)
- Short Range Business Radio



The CMX808A is a programmable CTCSS encoder/decoder optimized for Family Radio Service transceivers through a combination of leading edge performance, low cost, small size, and low power. With rapid response time and the ability to decode one-of-many possible tones, the decoder enables practical tone scanning to allow an FRS radio to quickly decode received CTCSS tones by 'listening' to the CTCSS tone transmissions of other FRS radios. This feature can be used to:

- 1. Readily support both individual (one person) and group (e.g. children vs. adults) call codes.
- 2. Support quick and automatic resolution of radio user frustration caused by mismatched CTCSS tone configurations in CTCSS-based FRS radios. In some cases, this approach can be used to match CTCSS tone decoder configurations to different vendors' CTCSS-based FRS radios when supported tone sets are not clearly documented or well understood.

With integrated digital volume control and a simple serial control interface, the CMX808A features very low power consumption and small size. The CMX808A requires a 3.0V to 5.5V power supply and is available in the following packages: 20-pin TSSOP (CMX808AE3) and 24-pin PDIP (CMX808AP4).

CONTENTS

Section


Page

1	Blo	ck Dia	gram	3						
2	Signal List4									
3	Exte	ernal (Components	6						
4	Ger	neral D	escription	7						
	4.1	Softwa	are Description	7						
		4.1.1	Address/Commands	7						
		4.1.2	Write Only Register Description	7						
		4.1.3	Read Only Register Description1	2						
5	Арр	olicatio	n Notes1	5						
	5.1	Gene	al1	5						
	5.2	Trans	mitter 1	5						
	5.3	Tx To	ne Table1	6						
	5.4	Recei	ver (Decode)1	6						
	5.5	Rx To	ne Table 1	7						
6	Per	formai	nce Specification1	8						
	6.1	Electr	ical Performance	8						
		6.1.1	Absolute Maximum Ratings1	8						
		6.1.2	Operating Limits1	8						
		6.1.3	Operating Characteristics	9						
		6.1.4	Timing Diagrams2	1						
6.2 Packaging										

MX-COM, Inc. reserves the right to change specification at any time and without notice.

2

1 Block Diagram



©1999 MX-COM, Inc. www.mxcom.com tel: 800 638 5577 336 744 5050 fax: 336 744 5054 Doc. # 20480199.002 4800 Bethania Station Road, Winston-Salem, NC 27105-1201 USA All trademarks and service marks are held by their respective companies.

CMX808A Preliminary Information

2 Signal List

Package / Pin No		Signal		Description				
E3	P4	Name	Туре					
1	1	XTAL	output	The inverted output of the on-chip oscillator.				
2	2	XTAL/CLOCK	input	The input to the on-chip oscillator, for external Xtal circuit or clock.				
3	3	SERIAL CLOCK	input	The "C-BUS" serial clock input. This clock, produced by the μ C, is used for transfer timing of commands and data to and from the device. See Figure 6.				
4	4	COMMAND DATA	input	The "C-BUS" serial data input from the μ C. Data is loaded into this device in 8-bit bytes, MSB (D7) first, and LSB (D0) last, synchronized to the SERIAL CLOCK. See Figure 6.				
5	5	REPLY DATA	output	The "C-BUS" serial data output to the μ C. The transmission of REPLY DATA bytes is synchronized to the SERIAL CLOCK under the control of the \overline{CS} input. This 3-state output is held at high impedance when not sending data to the μ C. See Figure 6.				
6	6	CS	input	The "C-BUS" data loading control function: this input is provided by the μ C. Data transfer sequences are initiated, completed or aborted by the \overline{CS} signal. See Figure 6.				
7	7	ĪRQ	output	This output indicates an interrupt condition to the μ C by going to a logic "0". This is a "wire-ORable" output, enabling the connection of up to 8 peripherals to 1 interrupt port on the μ C. This pin has a low impedance pulldown to logic "0" when active and a high-impedance when inactive. An external pull-up resistor is required. An interrupt is effective if not masked out by the IRQ MASK (bit 0 in the SUB-AUDIO CONTROL register \$80).				
8	8	NC		No internal connection. Do not make any connection to				
	9	NC		these pins.				
9	10	A/D CAP	output	An internal reference voltage for the A to D converter, decoupled to V_{SS} by an external capacitor.				
	11	NC		No internal connection. Do not make any connection to this pin.				
10	12	V _{SS}	Power	The negative supply rail (ground).				
11	13	V _{BIAS}	output	A bias line for the internal circuitry, held at $V_{DD}/2$. This pin must be decoupled by a capacitor mounted close to the device pins.				
12	14	RX AMP IN	input	The inverting input to the Rx input amplifier.				
13	15	RX AMP OUT	output	The output of the Rx input amplifier and the input to the audio filter section.				
14	16	RX AUDIO OUT	output	Output of the Rx audio filter section.				
	17	NC		No internal connection. Do not make any connection to this pin.				
15	18	TX AUDIO IN	input	Input to the Tx audio filter section.				
16	19	TX AUDIO OUT	output	Output of the Tx audio filter section.				
17	20	VOLUME IN	input	Input to the audio volume control.				
18	21	TX SUB AUDIO OUT	output	Output of the CTCSS tone generator.				
19	22	VOLUME OUT	output	Output of the audio volume control.				

4

Package / Pin No		Signal		Description
E3	P4	Name	Туре	
	23	NC		No internal connection. Do not make any connection to this pin.
20	24	V _{DD}	Power	The positive supply rail. Levels and voltages are dependent upon this supply. This pin should be decoupled to $V_{\mbox{SS}}$ by a capacitor.

Table 1: Signal List




Figure 2: Recommended External Components

R1		$1 M\Omega$	±5%	C4		0.1µF	±20%
R2		22k Ω	±10%	C5		100pF	±20%
R3		100k Ω	±10%	C6		0.1µF	±20%
R4	Note 1		±10%	C7	Note 1		±20%
C1		22pF	±20%	C8		0.1µF	±20%
C2		22pF	±20%				
C3		0.1µF	±20%	X1	Note 2	4.0MHz	±100ppm

 Table 2: Recommended External Components

Recommended External Component Notes:

1. R3, R4, C5 and C7 form the gain components for the Rx Input Amplifier. R4 should be chosen as required by the signal level, using the following formula:

Gain = -
$$\frac{R3}{R4}$$

C7 x R4 should be chosen so as not to compromise the low frequency performance of this product.

 For best results, a crystal oscillator design should drive the clock inverter input with signal levels of at least 40% of V_{DD}, peak to peak. Tuning fork crystals generally cannot meet this requirement. To obtain crystal oscillator design assistance, please consult your crystal manufacturer.

4 General Description

The CMX808A is a programmable CTCSS Processor for Family Radio Service, see Figure 1.

The receiver of the CMX808A decodes a user-programmable set of up to 7 tones with minimum software intervention; the band-pass filter is designed to filter out the CTCSS sub-audio tones. A high-resolution tone encoder performs accurate generation of CTCSS tones.

Each function, and the routing of signals, is flexible and may be configured or controlled by the user's software.

4.1 Software Description

4.1.1 Address/Commands

Instructions and data are transferred, via "C-BUS", in accordance with the timing information given in Figure 6.

Instruction and data transactions to and from the CMX808A consist of an Address/Command (A/C) byte, which may be followed by either:

(i) a further instruction or data (1 or 2 bytes) or

(ii) a status or Rx data reply (1 byte)

4.1.2 Write Only Register Description

HEX ADDRESS/ COMMAND	REGISTER NAME	BIT 7 (D7)	BIT 6 (D6)	BIT 5 (D5)	BIT 4 (D4)	BIT 3 (D3)	BIT 2 (D2)	BIT 1 (D1)	BIT 0 (D0)	
\$01	GENERAL RESET	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	
		CTCSS		CTCSS DECODER BANDWIDTH					CTCSS	
\$80	SUB-AUDIO CONTROL	\$80	TX ENABLE	DECODER ENABLE	MSB BIT 3	BIT 2	BIT 1	LSB BIT 0	0	IRQ MASK
				BPF		AUDIO) ATTENL	JATION		
\$82	AUDIO CONTROL	TX BPF RX BPF ENABLE ENABLE	UN- MUTE	MSB BIT 4	BIT 3	BIT 2	BIT 1	LSB BIT 0		

 Table 3:
 8-bit
 Write Only Registers

HEX ADDRESS/ COMMAND	REGISTER NAME	BIT 7 (D7)	BIT 6 (D6)	BIT 5 (D5)	BIT 4 (D4)	BIT 3 (D3)	BIT 2 (D2)	BIT 1 (D1)	BIT 0 (D0)
	CTCSS	CTCSS				CTCSS	TX FREQ	UENCY	
¢00	TX FREQ. (Byte 1)	TX NOTONE	0	0	MSB BIT 12	BIT 11	BIT 10	BIT 9	BIT 8
\$83	CTCSS			СТС	SS TX FI	REQUENC	Y		
	TX FREQ. (Byte 2)	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	LSB BIT 0
	CTCSS RX		CTCSS TONE AD			C	TCSS FR	EQUENC	ſ
¢0.4	PROGRAM (Byte 1)	0	MSB BIT2	BIT 1	LSB BIT 0	MSB BIT 11	BIT 10	BIT 9	BIT 8
\$84	CTCSS RX	CTCSS FREQUENCY							
	PROGRAM (Byte 2)	BIT 7	BIT6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	LSB BIT 0

Table 4: 16-bit Write Only Registers

4.1.2.1 GENERAL RESET (Hex address \$01)

The reset command has no data attached to it. It sets the device registers to zero (all powersaved) with the exception of Bits 2, 1 and 0 of the SUB-AUDIO STATUS register \$81.

©1999 MX-COM, Inc.www.mxcom.comtel:800 638 5577336 744 5050fax:336 744 5054Doc. # 20480199.0024800 Bethania Station Road, Winston-Salem, NC 27105-1201 USAAll trademarks and service marks are held by their respective companies.

4.1.2.2 SUB-AUDIO CONTROL Register (Hex address \$80)

This register is used to control the functions of the device as described below:

CTCSS TX ENABLE and DECODER ENABLE (Bits 7 and 6)	These two bits enable and disable the CTCSS decoder (Rx) or transmitter (Tx) according to Table 6.
CTCSS DECODER BANDWIDTH (Bits 5, 4, 3 and 2)	These four bits set the bandwidth of the CTCSS tone decoder according to Table 7.
(Bit 1)	Reserved for future use. This bit should be set to "0".
CTCSS IRQ MASK (Bit 0)	When this bit is set to "1" it enables the interrupt. When this bit is set to "0" the interrupt is masked.

Table 5: SUB-AUDIO CONTROL Register (Hex address \$80)

Tx (Bit 7)	Rx (Bit 6)	Function
0	0	Tx disabled, Rx disabled
0	1	Tx disabled, Rx enabled
1	0	Tx enabled, Rx disabled
1	1	Tx enabled, Rx enabled

Table 6: CTCSS TX ENABLE and DECODER ENABLE

				BANDWIDTH					
Bit 5	Bit 4	Bit 3	Bit 2	Will Decode	Will Not Decode				
1	0	0	0	±1.1%	±2.4%				
1	0	0	1	±1.3%	±2.7%				
1	0	1	0	±1.6%	±2.9%				
1	0	1	1	±1.8%	±3.2%				
1	1	0	0	±2.0%	±3.5%				
1	1	0	1	±2.2%	±3.7%				
1	1	1	0	±2.5%	±4.0%				
1	1	1	1	±2.7%	±4.2%				

Table 7: CTCSS DECODER

4.1.2.3 AUDIO CONTROL Register (Hex address \$82)

This register is used to control the functions of the device as described below:

Note: TX BPF ENABLE (Bit 7) and RX BPF ENABLE (Bit 6) should not be enabled at the same time.

TX BPF ENABLE (Bit 7)	When this bit is "1" the audio band-pass filter is enabled and the output of the filter is switched to TX AUDIO OUT. The output is then controlled by BPF UN-MUTE. See Bit 5 below. When this bit is "0" the audio band pass filter is disabled (powersaved) and the output of the filter is disconnected from TX AUDIO OUT, which is then in a high impedance state.				
RX BPF ENABLE (Bit 6)	When this bit is "1" the audio band-pass filter is enabled and the output of the filter is switched to RX AUDIO OUT. The output is then controlled by BPF UN-MUTE. See Bit 5 below.				
	When this bit is "0" the audio band-pass filter is disabled (powersaved) and the output of the filter is disconnected from RX AUDIO OUT, which is then in a high impedance state.				
BPF UN-MUTE (Bit 5)	When this bit is "1" and TX BPF ENABLE is "1" the audio band-pass filter output is switched to the TX AUDIO OUT pin. When this bit is "0" the output of the filter is disconnected from TX AUDIO OUT, which is then in a high impedance state.				
	This control, along with TX BPF ENABLE, allows the filter to power up and settle internally before switching the output on, when coming out of powersave.				
	When this bit is "1" and RX BPF ENABLE is "1" the audio band-pass filter output is switched to the RX AUDIO OUT pin. When this bit is "0" the output of the filter is disconnected from RX AUDIO OUT, which is then in a high impedance state. This control, along with RX BPF ENABLE, allows the filter to power up and settle internally before switching the output on, to avoid clicks when coming out of powersave.				
AUDIO ATTENUATION (Bits 4, 3, 2, 1, and 0)	These five bits are used to set the attenuation of the audio volume control according to Table 9.				

		Bits	Audio		
4	3	2	1	0	Attenuation
0	0	0	0	0	Off (V _{BIAS})
0	0	0	0	1	48.0dB
0	0	0	1	0	46.4dB
0	0	0	1	1	44.8dB
0	0	1	0	0	43.2dB
0	0	1	0	1	41.6dB
0	0	1	1	0	40.0dB
0	0	1	1	1	38.4dB
0	1	0	0	0	36.8dB
0	1	0	0	1	35.2dB
0	1	0	1	0	33.6dB
0	1	0	1	1	32.0dB
0	1	1	0	0	30.4dB
0	1	1	0	1	28.8dB
0	1	1	1	0	27.2dB
0	1	1	1	1	25.6dB

Table 8: AUDIO CONTROL Register (Hex address \$82)

		Bits	Audio		
4	3	2	1	0	Attenuation
1	0	0	0	0	24.0dB
1	0	0	0	1	22.4dB
1	0	0	1	0	20.8dB
1	0	0	1	1	19.2dB
1	0	1	0	0	17.6dB
1	0	1	0	1	16.0dB
1	0	1	1	0	14.4dB
1	0	1	1	1	12.8dB
1	1	0	0	0	11.2dB
1	1	0	0	1	9.6dB
1	1	0	1	0	8.0dB
1	1	0	1	1	6.4dB
1	1	1	0	0	4.8dB
1	1	1	0	1	3.2dB
1	1	1	1	0	1.6dB
1	1	1	1	1	0dB

Table 9: AUDIO ATTENUATION

4.1.2.4 CTCSS TX FREQUENCY Register (Hex address \$83)

This is a 16-bit register. Byte (1) is sent first. When the CTCSS transmitter is enabled, the bits 0 to 12 control the frequency of the transmitted CTCSS tones according to the formula below.

$$A = \frac{f_{XTAL} (Hz)}{16 x f_{TONE} (Hz)}$$

where A is the binary number programmed into the 13 bits.

When Bit 7 (in the first 8 bits) is set to "1" the tone output is set at V_{BIAS} or NOTONE without regard to the number "A" programmed. When Bit 7 is "0" the programmed tone is set on the output. Programming bits 0 to 12 to "0" sets the output to V_{BIAS} . Powersave is achieved by disabling the Tx (Bit 7 in the SUB-AUDIO CONTROL register \$80).

4.1.2.5 CTCSS RX PROGRAM Register (Hex address \$84)

This is a 16-bit register. Byte (1) is sent first. The two bytes are used to program the center frequencies of up to 7 tones in the sub-audio band that will be decoded by the receiver.

Each tone is identified by its address in Bits 6, 5 and 4 of byte (1). The remaining 12 bits contain the data representing the tone frequency according to the formula below. If a tone is not required, the 12 bits should be set to zero.

	Byte 1						Byte 2								
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	0	0	0												
0	0	0	1	_	<>					<>					
0	0	1	0		N is the binary representation of the following decimal number (n):					R is the nearest 6-bit binary representation of (r), where:					
0	0	1	1			-		. ,							
0	1	0	0		n = IN	JT(<u>948</u>	982×f ₁	ONE		r	$= \left(\frac{237}{2} \right)$		n	-)×840	0
0	1	0	1				f_{XTAL}	J			(f _{XT}	AL 4	↓×f _{TONE}	.)	-
0	1	1	0			-		2							

Example: To program 100Hz when using the recommended 4.0MHz Xtal.

n = INT
$$\left(\frac{948982 \times 100}{4.0 \times 10^{6}}\right)$$

n = INT(23.72) = 23
∴ N = 010111(binary)
r = $\left(\frac{237245}{4.0 \times 10^{6}} - \frac{23}{4 \times 100}\right) \times 8400$
r = 15.21(round up if exactly halfway)
r = 15
∴ R = 001111(binary)

Therefore the 12-bit code is 010111001111.

The Hex address represented by Bits 6, 5 and 4 in byte (1) is used as the code to indicate which tone has been decoded. This code appears in Bits 2, 1 and 0 of the SUB-AUDIO STATUS register \$81. The seven programmed tones use Hex addresses \$0 - \$6. Address \$7 should not be used.

4.1.2.6 TONE CLONING (Hex Address \$9C)

This register enables and disables tone cloning as shown below:

\$9C = \$01	enables tone cloning
\$9C = \$00	disables tone cloning

The Tone Cloning Routine is shown in Figure 4.

4.1.3 Read Only Register Description

HEX ADDRESS/COMMAND	REGISTER NAME	BIT 7 (D7)	BIT 6 (D6)	BIT 5 (D5)	BIT 4 (D4)	BIT 3 (D3)	BIT 2 (D2)	BIT 1 (D1)	BIT 0 (D0)
							CTCSS RX TONE		
\$81	SUB-AUDIO STATUS	0	0	0	0	TONE DECODE	MSB BIT 2	BIT 1	LSB BIT 0

Table 10: 8-bit Read Only Registers


4.1.3.1 SUB-AUDIO STATUS Register (Hex address \$81)

Reading the SUB-AUDIO STATUS register clears the interrupt (IRQ).

This register is used to indicate the status of the device as described below:

(Bits 7, 6, 5 and 4)	Reserved for future use. These will be set to "0" but should be ignored by user's software.					
TONE DECODE (Bit 3)	This bit indicates the status of the tone decoder. A "1" indicates a tone has been detected (TONE DECODE) and a "0" indicates the loss of the tone (NOTONE).					
	TONE DECODE means that a tone has been decoded and its characteristics are defined by the bandwidth (see SUB-AUDIO CONTROL register \$80, Bits 5, 4, 3 and 2) and the CTCSS RX TONE number (see SUB-AUDIO STATUS register \$81, Bits 2, 1 and 0).					
When Bit 6 in the SUB-AUDIO CONTROL register \$80 is set to "0" the TONE Bit 3 will be set to "0".						
	Identification of a valid tone which is not in the pre-programmed list of up to 7 tones will cause the decoder to move to the TONE DECODE state with the RX TONE address of "111" in Bits 2, 1 and 0; indicating a valid but unrecognized tone. Loss of tone will cause the NOTONE timer to be started. If loss of tone continues for the duration of the time-out period, then the decoder will move to NOTONE state and the identification of pre-programmed tones will start again. The time-out period is not user adjustable.					
CTCSS RX TONE (Bits 2, 1 and 0)	These three bits hold a Hex number. Numbers \$0 to \$6 represent the address of the CTCSS tone decoded according to the tones programmed in the CTCSS RX PROGRAM register \$84. The Hex number \$7 indicates the presence of any tone that is not described by CTCSS DECODER BANDWIDTH (Bits 5, 4, 3 and 2 in the SUB-AUDIO CONTROL register \$80) and CTCSS FREQUENCY (Bits 11 to 0 in the CTCSS RX PROGRAM register \$84).					

4.1.3.2 Tx/Rx Enabled Set-up example




Note: \$8X is the Hex address/command

Figure 3: Tx/Rx Enabled

4.1.3.3 Tone Cloning Routine

The flow chart shows the tone cloning routine. The first programmed tone set (0-%) will decode after typically 140ms, subsequent tone sets will decode almost instantly (i.e. the information is available at the Reply Data Output in less than 100 μ s).

Note: \$8X and \$9C is the Hex address/command





5 Application Notes

5.1 General

The CMX808A is intended for use in radio systems where subaudio tone signaling is required for functions such as Family Radio Service (FRS) Hand-helds, Amateur Radio Equipment, General Mobile Radio Service (GMRS) and Short Range Business Radio.

The facility to decode any one of 7 programmed tones (or one-of-any if tone sets are dynamically reconfigured) allows designers to offer attractive end features to:

- Simultaneously support multiple calling tone codes e.g. children, parents and family with unique paging and/or visual alerts used to identify each calling party or group.
- Effectively scan and 'learn' received tones to make Rx tone configuration easy and nearly automatic.

Configurable decoder bandwidths provide the flexibility to optimize performance under different operating conditions such as when congestion or long distances alter signal quality.

5.2 Transmitter

The transmitter is enabled with Bit 7 in the SUB-AUDIO CONTROL register \$80.

The Tx frequency is set using bits 0 to 12 in the CTCSS TX FREQUENCY register \$83, using the formula below:

$$A = \frac{f_{XTAL}(Hz)}{16 \times f_{TONE}(Hz)}$$

Where A is the binary number programmed into the 13 bits.

When Bit 7 (in the first 8 bits) is set to "1" the tone output is set at V_{BIAS} or NOTONE without regard to the number "A" programmed. When Bit 7 is "0" the programmed tone is set on the output. Programming bits 0 to 12 to "0" sets the output to V_{BIAS} . Powersave is also achieved by disabling the Tx (Bit 7 in the SUB-AUDIO CONTROL register \$80).

15

5.3 Tx Tone Table

The following table lists the commonly used CTCSS tones and the corresponding values for programming the CTCSS TX FREQUENCY register \$83.

			STAN	NDARD TO	DNES			
Freq.	Byte 1	Byte 2	Freq.	Byte 1	Byte 2	Freq.	Byte 1	Byte 2
(Hz)	(Hex)	(Hex)	(Hz)	(Hex)	(Hex)	(Hz)	(Hex)	(Hex)
67.0	0E	93	103.5	09	6F	162.2	06	05
69.3	0E	18	107.2	09	1C	167.9	05	D1
71.9	0D	95	110.9	08	CE	173.8	05	9E
74.4	0D	20	114.8	08	82	179.9	05	6E
77.0	0C	AF	118.8	08	38	186.2	05	3F
79.7	0C	41	123.0	07	F1	192.8	05	11
82.5	0B	D6	127.3	07	AC	203.5	04	CD
85.4	0B	6F	131.8	07	69	210.7	04	A3
88.5	0B	09	136.5	07	28	218.1	04	7A
91.5	0A	AC	141.3	06	E9	225.7	04	54
94.8	0A	4D	146.2	06	AE	233.6	04	2E
97.4	0A	07	151.4	06	73	241.8	04	0A
100.0	09	C4	156.7	06	3B	250.3	03	E7

	NON-STANDARD TONES										
Freq.	Byte 1	Byte 2	Freq.	Byte 1	Byte 2	Freq.	Byte 1	Byte 2			
(Hz)	(Hex)	(Hex)	(Hz)	(Hex)	(Hex)	(Hz)	(Hex)	(Hex)			
62.5	0F	A0	183.5	05	52	199.5	04	E5			
64.7	0F	18	189.9	05	24	206.5	04	BB			
159.8	06	1C	196.6	04	F8	229.1	04	43			

5.4 Receiver (Decode)

The CTCSS Receiver (Decoder) should first be set up according to the desired characteristics. This entails setting the CTCSS DECODER BANDWIDTH in the SUB-AUDIO CONTROL register \$80, also programming the center frequencies of the desired tones in the CTCSS RX PROGRAM register \$84. (It can hold up to 7 different tones). Any tone can be in any location. During operation when the device is receiving, the tones are scanned in the sequence of their location, i.e. \$0 first and \$6 last and once a tone is detected the remaining tones are not checked. Therefore, if two tones are close enough in frequency for their bandwidths to overlap then the one in the lowest location will be detected.

The CTCSS IRQ MASK in the SUB-AUDIO CONTROL register \$80 should also be set as required.

The CTCSS DECODER ENABLE in the SUB-AUDIO CONTROL register \$80 should then be set to "1".

The TONE CLONING register \$9C should be set as required.

When the receiver detects a change in its present state an interrupt will be generated. The change that occurred can be read from Bit 3 of the SUB-AUDIO STATUS register \$81 and if a tone is indicated by these bits then the number of that tone can be read from Bits 2, 1 and 0 of the same register. The interrupt is cleared by reading the SUB-AUDIO STATUS register.

16

5.5 Rx Tone Table

The following table lists the commonly used CTCSS tones together with the values for programming the CTCSS RX PROGRAM register \$84 for tone address 0. (Tone addresses 1 to 6 are also available.) Other tones within the supported tone range can also be configured as described in Section 4.1.2.5.

NOTE: The most significant nibble (four bits) of Byte 1 determines the tone register address being configured and is independent of the configured tone frequency. For example, this nibble (left hex character of Byte 1) is set to \$0 (hex), corresponding to tone address 0, for all entries in the table below. As another example the same tone table for tone address 5 would require this nibble to be set to \$5 (hex) for all values in the table e.g. 67.0Hz would be \$53 (Byte 1) \$DC (Byte 2).

			STAN	NDARD TO	DNES			
Freq.	Byte 1	Byte 2	Freq.	Byte 1	Byte 2	Freq.	Byte 1	Byte 2
(Hz)	(Hex)	(Hex)	(Hz)	(Hex)	(Hex)	(Hz)	(Hex)	(Hex)
67.0	03	DC	103.5	06	0B	162.2	09	86
69.3	04	0D	107.2	06	48	167.9	09	CA
71.9	04	42	110.9	06	86	173.8	0A	43
74.4	04	52	114.8	06	C4	179.9	0A	88
77.0	04	87	118.8	07	03	186.2	0B	02
79.7	04	98	123.0	07	43	192.8	0B	48
82.5	04	CF	127.3	07	83	203.5	0C	03
85.4	05	06	131.8	07	C4	210.7	0C	4A
88.5	05	18	136.5	08	06	218.1	0C	C7
91.5	05	50	141.3	08	48	225.7	0D	45
94.8	05	8B	146.2	08	8A	233.6	0D	C4
97.4	05	C2	151.4	08	CD	241.8	0E	43
100.0	05	CF	156.7	09	42	250.3	0E	C3

	NON-STANDARD TONES										
Freq.	Byte 1	Byte 2	Freq.	Byte 1	Byte 2	Freq.	Byte 1	Byte 2			
(Hz)	(Hex)	(Hex)	(Hz)	(Hex)	(Hex)	(Hz)	(Hex)	(Hex)			
62.5	03	9C	183.5	0A	C6	199.5	0B	C3			
64.7	03	СВ	189.9	0B	41	206.5	0C	0A			
159.8	09	4C	196.6	0B	87	229.1	0D	83			

6 Performance Specification

6.1 Electrical Performance

6.1.1 Absolute Maximum Ratings

Exceeding these maximum ratings can result in damage to the device.

	Min.	Max.	Units
Supply (V _{DD} - V _{SS})	-0.3	7.0	V
Voltage on any pin to V _{SS}	-0.3	V _{DD} + 0.3	V
Current into or out of:			
V _{DD}	-30	+30	mA
V _{SS}	-30	+30	mA
Any other pin	-20	+20	mA
E3 Package			
Total Allowable Power Dissipation at T _{AMB} = 25°C		300	mW
Derating above 25°C		5	mW/°C above 25°C
Storage Temperature	-55	+125	°C
Operating Temperature	-40	+85	°C
P4 Package			
Total Allowable Power Dissipation at T _{AMB} = 25°C		800	mW
Derating above 25°C		13	mW/°C above 25°C
Storage Temperature	-55	+125	°C
Operating Temperature	-40	+85	С°

6.1.2 Operating Limits

Correct operation of the device outside these limits is not implied.

	Notes	Min.	Max.	Units
Supply (V _{DD} - V _{SS})		3.0	5.5	V
Operating Temperature		-40	85	°C
Xtal Frequency		3.9996	4.0004	MHz

6.1.3 **Operating Characteristics**

For the following conditions unless otherwise specified:

Xtal Frequency = 4.0MHz, Audio Level 0dB ref. = 308mV_{RMS} at 1kHz


 $V_{DD} = 3.0V \text{ to } 5.0V, T_{AMB} = -40^{\circ}\text{C to } +85^{\circ}\text{C},$ Composite Signal = 308mV_{RMS} at 1kHz + 75mV_{RMS} Noise + 31mV_{RMS} Sub-Audio Signal Noise Bandwidth = 5kHz Band Limited Gaussian

	Notes	Min.	Тур.	Max.	Units
DC Parameters					
At V _{DD} = 3.0V					
I _{DD} (powersaved)	2		0.2	0.3	mA
I _{DD} (Encoder or Decoder only Operating)	2		1.3	2.0	mA
At V _{DD} = 5.0V					
I _{DD} (powersaved)	2		0.5	0.8	mA
I _{DD} (Encoder or Decoder only Operating)	2		3.2	4.8	mA
"C-BUS" Interface					
Input Logic "1"		70%			V _{DD}
Input Logic "0"				30%	V _{DD}
Input Leakage Current (Logic "1" or "0")		-1.0		1.0	μA
Input Capacitance				7.5	pF
Output Logic "1" (I _{OH} = 120µA)		90%			V _{DD}
Output Logic "0" (I _{OL} = 360µA)				10%	V _{DD}
"Off" State Leakage Current (V _{OUT} = V _{DD})	3			10.0	μA
AC Parameters					
CTCSS Decoder					
Sensitivity (Pure CTCSS Tone)	5		-26.0		dB
Response Time (Composite Signal)			140		ms
De-Response Time (Composite Signal)			145		ms
Frequency Range		60.0		251	Hz
CTCSS Encoder					
Frequency Range		60.0		251	Hz
Tone Frequency Resolution				0.3	%
Tone Amplitude Tolerance	1	-1.0	0	1.0	dB
Total Harmonic Distortion			3.0		%
Audio Band-Pass Filter					
Passband	6	350		3000	Hz
Passband Gain (at 1.0kHz)	6	-	0		dB
Passband Ripple (with respect to gain at 1.0kHz)	6	-2.0		+0.5	dB
Stopband Attenuation	6	30.0			dB
Residual Hum and Noise			-50.0		dBp
Alias Frequency			62.5		kHz
Audio Attenuator					
Nominal Adjustment Range		0		48	dB
Attenuation Accuracy		-1.5		1.5	dB
Step Size			1.6		dB

	Notes	Min.	Тур.	Max.	Units
Output Impedances					
TX SUB-AUDIO OUT (Enabled)			2.0		kΩ
TX/RX AUDIO OUT (Enabled)			600		Ω
TX/RX AUDIO OUT (Disabled)			500		kΩ
VOLUME OUT (Enabled)	7		600		Ω
Rx Amplifier					
Open Loop Gain (input = 1mV at 100Hz)			70.0		dB
Unity Gain Bandwidth			5.0		MHz
Input Impedance (at 100Hz)		10.0			MΩ
Output Impedance (Open Loop)			6.0		kΩ
Xtal/Clock Input					
Pulse Width ('High' or 'Low')	4	40.0			ns
Input Impedance (at 100Hz)		10.0			MΩ
Gain (input = 1mV _{RMS} at 100Hz)		20.0			dB

Notes:

- 1. At V_{DD} = 5.0V only. Signal levels or currents are proportional to V_{DD} .
- 2. Not including any current drawn from the device pins by external circuitry.
- 3. IRQ pin.
- 4. Timing for an external input to the XTAL/CLOCK pin.
- 5. With input gain components set as recommended in Figure 2.
- 6. See filter response (Figure 5).
- 7. Small signal impedance V_{DD} = 5.0V and T_{AMB} = 25°C. A minimum load resistance of 6k Ω is suggested.





6.1.4 Timing Diagrams

For the following conditions unless otherwise specified:

Xtal Frequency = 4.0MHz, V_{DD} = 3.0V to 5.0V, T_{AMB} = -40° C to 85° C.

	Parameter	Notes	Min.	Тур.	Max.	Units
t _{CSE}	"CS-Enable to Clock-High"		2.0			μs
t _{CSH}	Last "Clock-High to CS-High"		4.0			μs
t _{HIZ}	"CS-High to Reply Output 3-state"				2.0	μs
t _{CSOFF}	"CS-High" Time between transactions		2.0			μs
t _{NXT}	"Inter-Byte" Time		4.0			μs
t _{CK}	"Clock-Cycle" Time		2.0			μs

Notes:

- 1. Depending on the command, 1 or 2 bytes of COMMAND DATA are transmitted to the peripheral MSB (Bit 7) first, LSB (Bit 0) last. REPLY DATA is read from the peripheral MSB (Bit 7) first, LSB (Bit 0) last.
- 2. Data is clocked into and out of the peripheral on the rising SERIAL CLOCK edge.
- 3. Loaded commands are acted upon at the end of each command.
- 4. To allow for differing μC serial interface formats "C-BUS" compatible ICs are able to work with either polarity SERIAL CLOCK pulses.





Figure 6: "C-BUS" Timing

6.2 Packaging








Figure 8: 24-pin PDIP Mechanical Outline: Order as part no. CMX808AP4