

PIC18FXX2 Data Sheet

High Performance, Enhanced FLASH Microcontrollers with 10-Bit A/D

Note the following details of the code protection feature on PICmicro[®] MCUs.

- The PICmicro family meets the specifications contained in the Microchip Data Sheet.
- Microchip believes that its family of PICmicro microcontrollers is one of the most secure products of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the PICmicro microcontroller in a manner outside the operating specifications contained in the data sheet. The person doing so may be engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable".
- Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our product.

If you have any further questions about this matter, please contact the local sales office nearest to you.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, KEELOQ, MPLAB, PIC, PICmicro, PICSTART and PRO MATE are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, microID, MXDEV, MXLAB, PICMASTER, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

dsPIC, dsPICDEM.net, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, PICC, PICDEM, PICDEM.net, rfPIC, Select Mode and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2002, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.





Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999 and Mountain View, California in March 2002. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUS, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, non-volatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



28/40-pin High Performance, Enhanced FLASH Microcontrollers with 10-Bit A/D

High Performance RISC CPU:

- C compiler optimized architecture/instruction set
 - Source code compatible with the PIC16 and PIC17 instruction sets
- Linear program memory addressing to 32 Kbytes
- · Linear data memory addressing to 1.5 Kbytes

Device		hip Program ⁄Iemory	On-Chip RAM	Data EEPROM
Device	FLASH (bytes)	# Single Word Instructions	(bytes)	(bytes)
PIC18F242	16K	8192	768	256
PIC18F252	32K	16384	1536	256
PIC18F442	16K	8192	768	256
PIC18F452	32K	16384	1536	256

- Up to 10 MIPs operation:
 - DC 40 MHz osc./clock input
 - 4 MHz 10 MHz osc./clock input with PLL active
- 16-bit wide instructions, 8-bit wide data path
- · Priority levels for interrupts
- 8 x 8 Single Cycle Hardware Multiplier

Peripheral Features:

- High current sink/source 25 mA/25 mA
- Three external interrupt pins
- Timer0 module: 8-bit/16-bit timer/counter with 8-bit programmable prescaler
- Timer1 module: 16-bit timer/counter
- Timer2 module: 8-bit timer/counter with 8-bit period register (time-base for PWM)
- Timer3 module: 16-bit timer/counter
- Secondary oscillator clock option Timer1/Timer3
- Two Capture/Compare/PWM (CCP) modules. CCP pins that can be configured as:
 - Capture input: capture is 16-bit, max. resolution 6.25 ns (TcY/16)
 - Compare is 16-bit, max. resolution 100 ns (TCY)
 - PWM output: PWM resolution is 1- to 10-bit, max. PWM freq. @: 8-bit resolution = 156 kHz 10-bit resolution = 39 kHz
- Master Synchronous Serial Port (MSSP) module, Two modes of operation:
 - 3-wire SPI[™] (supports all 4 SPI modes)
 - I²C[™] Master and Slave mode

Peripheral Features (Continued):

- Addressable USART module:
 Supports RS-485 and RS-232
- Parallel Slave Port (PSP) module

Analog Features:

- Compatible 10-bit Analog-to-Digital Converter module (A/D) with:
 - Fast sampling rate
 - Conversion available during SLEEP
 - Linearity ≤ 1 LSb
- Programmable Low Voltage Detection (PLVD)
 Supports interrupt on-Low Voltage Detection
- Programmable Brown-out Reset (BOR)


Special Microcontroller Features:

- 100,000 erase/write cycle Enhanced FLASH program memory typical
- 1,000,000 erase/write cycle Data EEPROM memory
- FLASH/Data EEPROM Retention: > 40 years
- Self-reprogrammable under software control
- Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own On-Chip RC Oscillator for reliable operation
- Programmable code protection
- Power saving SLEEP mode
- · Selectable oscillator options including:
 - 4X Phase Lock Loop (of primary oscillator)
 - Secondary Oscillator (32 kHz) clock input
- Single supply 5V In-Circuit Serial Programming[™] (ICSP[™]) via two pins
- In-Circuit Debug (ICD) via two pins

CMOS Technology:

- Low power, high speed FLASH/EEPROM technology
- · Fully static design
- Wide operating voltage range (2.0V to 5.5V)
- Industrial and Extended temperature ranges
- Low power consumption:
 - < 1.6 mA typical @ 5V, 4 MHz
 - 25 μA typical @ 3V, 32 kHz
 - < 0.2 μ A typical standby current

Pin Diagrams



Pin Diagrams (Cont.'d)




Table of Contents

1.0	Device Overview	7
2.0	Oscillator Configurations	17
3.0	Reset	25
4.0	Memory Organization	35
5.0	FLASH Program Memory	55
6.0	Data EEPROM Memory	65
7.0	8 X 8 Hardware Multiplier	71
8.0	Interrupts	73
9.0	I/O Ports	87
10.0	Timer0 Module	. 103
11.0	Timer1 Module	. 107
12.0		
13.0	Timer3 Module	
14.0		
15.0	Master Synchronous Serial Port (MSSP) Module	
16.0	Addressable Universal Synchronous Asynchronous Receiver Transmitter (USART)	
17.0	Compatible 10-bit Analog-to-Digital Converter (A/D) Module	
18.0	Low Voltage Detect	
19.0		
20.0	Instruction Set Summary	
21.0	Development Support	
22.0	Electrical Characteristics	
23.0		
	Packaging Information	
	ndix A: Revision History	
	ndix B: Device Differences	
	ndix C: Conversion Considerations	
	ndix D: Migration from Baseline to Enhanced Devices	
	ndix E: Migration from Mid-range to Enhanced Devices	
	ndix F: Migration from High-end to Enhanced Devices	
	(
	ine Support	
	ler Response	
PIC1	8FXX2 Product Identification System	. 329

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@mail.microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (480) 792-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com/cn to receive the most current information on all of our products.

NOTES:

1.0 DEVICE OVERVIEW

This document contains device specific information for the following devices:

- PIC18F242 PIC18F442
- PIC18F252 PIC18F452


These devices come in 28-pin and 40/44-pin packages. The 28-pin devices do not have a Parallel Slave Port (PSP) implemented and the number of Analog-to-Digital (A/D) converter input channels is reduced to 5. An overview of features is shown in Table 1-1.

TABLE 1-1: DEVICE FEATURES

Features PIC18F242 PIC18F252 PIC18F442 PIC18F452 Operating Frequency DC - 40 MHz DC - 40 MHz DC - 40 MHz DC - 40 MHz Program Memory (Bytes) 16K 32K 16K 32K 8192 16384 8192 16384 Program Memory (Instructions) Data Memory (Bytes) 768 1536 768 1536 Data EEPROM Memory (Bytes) 256 256 256 256 Interrupt Sources 17 18 17 18 I/O Ports Ports A, B, C Ports A, B, C Ports A, B, C, D, E Ports A, B, C, D, E Timers 4 4 4 4 2 2 2 Capture/Compare/PWM Modules 2 MSSP. MSSP. MSSP. MSSP. Serial Communications Addressable Addressable Addressable Addressable USART USART USART USART PSP PSP Parallel Communications 10-bit Analog-to-Digital Module 5 input channels 5 input channels 8 input channels 8 input channels POR. BOR. POR. BOR. POR. BOR. POR. BOR. RESET Instruction. **RESET** Instruction. **RESET** Instruction. **RESET** Instruction. RESETS (and Delays) Stack Full, Stack Full, Stack Full, Stack Full, Stack Underflow Stack Underflow Stack Underflow Stack Underflow (PWRT, OST) (PWRT, OST) (PWRT. OST) (PWRT. OST) Programmable Low Voltage Yes Yes Yes Yes Detect Programmable Brown-out Reset Yes Yes Yes Yes Instruction Set 75 Instructions 75 Instructions 75 Instructions 75 Instructions 40-pin DIP 40-pin DIP 28-pin DIP 28-pin DIP 44-pin PLCC 44-pin PLCC Packages 28-pin SOIC 28-pin SOIC 44-pin TQFP 44-pin TQFP

The following two figures are device block diagrams sorted by pin count: 28-pin for Figure 1-1 and 40/44-pin for Figure 1-2. The 28-pin and 40/44-pin pinouts are listed in Table 1-2 and Table 1-3, respectively.










TABLE 1-2: PIC18F2X2 PINOUT I/O DESCRIPTIONS

Din Nama	Pin Number		Pin	Buffer	Description		
Pin Name	DIP	SOIC	Туре	Туре	Description		
MCLR/Vpp	1	1			Master Clear (input) or high voltage ICSP programming enable pin.		
MCLR			Ι	ST	Master Clear (Reset) input. This pin is an active low RESET to the device.		
VPP			Ι	ST	High voltage ICSP programming enable pin.		
NC	_	—	—	_	These pins should be left unconnected.		
OSC1/CLKI OSC1	9	9	I	ST	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in RC mode, CMOS otherwise.		
CLKI			I	CMOS	External clock source input. Always associated with pin function OSC1. (See related OSC1/CLKI, OSC2/CLKO pins.)		
OSC2/CLKO/RA6 OSC2	10	10	0	_	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.		
CLKO			0	—	In RC mode, OSC2 pin outputs CLKO which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.		
RA6			I/O	TTL	General Purpose I/O pin.		
					PORTA is a bi-directional I/O port.		
RA0/AN0 RA0 AN0	2	2	I/O I	TTL Analog	Digital I/O. Analog input 0.		
RA1/AN1 RA1 AN1	3	3	I/O I	TTL Analog	Digital I/O. Analog input 1.		
RA2/AN2/VREF- RA2 AN2	4	4	I/O I	TTL Analog	Digital I/O. Analog input 2.		
VREF- RA3/AN3/VREF+	5	5	Ι	Analog	A/D Reference Voltage (Low) input.		
RA3 AN3 VREF+			I/O I I	TTL Analog Analog	Digital I/O. Analog input 3. A/D Reference Voltage (High) input.		
RA4/T0CKI RA4 T0CKI	6	6	I/O I	ST/OD ST	Digital I/O. Open drain when configured as output. Timer0 external clock input.		
RA5/AN4/SS/LVDIN RA5 AN4 SS LVDIN	7	7	I/O 	TTL Analog ST Analog	Digital I/O. Analog input 4. SPI Slave Select input. Low Voltage Detect Input.		
RA6					See the OSC2/CLKO/RA6 pin.		
Legend: TTL = TTL o	compati	ble inpu	t		CMOS = CMOS compatible input or output		

ST = Schmitt Trigger input with CMOS levels

O = Output

I = InputP = Power

OD = Open Drain (no P diode to VDD)

Pin Number		Pin Buffer		Description				
Pin Name	DIP	SOIC	Туре	Туре	Description			
					PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.			
RB0/INT0	21	21						
RB0			I/O	TTL	Digital I/O.			
INT0			I	ST	External Interrupt 0.			
RB1/INT1	22	22						
RB1			I/O	TTL				
INT1			I	ST	External Interrupt 1.			
RB2/INT2	23	23						
RB2			I/O	TTL	Digital I/O.			
INT2			I	ST	External Interrupt 2.			
RB3/CCP2	24	24						
RB3			I/O	TTL	Digital I/O.			
CCP2			I/O	ST	Capture2 input, Compare2 output, PWM2 output.			
RB4	25	25	I/O	TTL	Digital I/O. Interrupt-on-change pin.			
RB5/PGM	26	26						
RB5			I/O	TTL	Digital I/O. Interrupt-on-change pin.			
PGM			I/O	ST	Low Voltage ICSP programming enable pin.			
RB6/PGC	27	27						
RB6	1		I/O	TTL	Digital I/O. Interrupt-on-change pin.			
PGC	1		I/O	ST	In-Circuit Debugger and ICSP programming clock pin.			
RB7/PGD	28	28						
RB7			I/O	TTL	Digital I/O. Interrupt-on-change pin.			
PGD			I/O	ST	In-Circuit Debugger and ICSP programming data pin.			
Legend: TTL = TTL				100 100010	CMOS = CMOS compatible input or output			

ST = Schmitt Trigger input with CMOS levels O = Output

OD = Open Drain (no P diode to VDD)

I = Input P = Power

TABLE 1-2: PIC18F2X2 PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name Pin Number		Pin Buffer		Description		
Pin Name	DIP	SOIC	Туре	Туре	Description	
					PORTC is a bi-directional I/O port.	
RC0/T1OSO/T1CKI	11	11				
RC0			I/O	ST	Digital I/O.	
T1OSO			0		Timer1 oscillator output.	
T1CKI			I	ST	Timer1/Timer3 external clock input.	
RC1/T1OSI/CCP2	12	12				
RC1			I/O	ST	Digital I/O.	
T1OSI			I.	CMOS	Timer1 oscillator input.	
CCP2			I/O	ST	Capture2 input, Compare2 output, PWM2 output.	
RC2/CCP1	13	13				
RC2			I/O	ST	Digital I/O.	
CCP1			I/O	ST	Capture1 input/Compare1 output/PWM1 output.	
RC3/SCK/SCL	14	14				
RC3			I/O	ST	Digital I/O.	
SCK			I/O	ST	Synchronous serial clock input/output for SPI mode.	
SCL			I/O	ST	Synchronous serial clock input/output for I ² C mode	
RC4/SDI/SDA	15	15				
RC4			I/O	ST	Digital I/O.	
SDI			I.	ST	SPI Data In.	
SDA			I/O	ST	I ² C Data I/O.	
RC5/SDO	16	16				
RC5			I/O	ST	Digital I/O.	
SDO			0	—	SPI Data Out.	
RC6/TX/CK	17	17				
RC6			I/O	ST	Digital I/O.	
TX			0		USART Asynchronous Transmit.	
CK			I/O	ST	USART Synchronous Clock (see related RX/DT).	
RC7/RX/DT	18	18				
RC7			I/O	ST	Digital I/O.	
RX			Ι	ST	USART Asynchronous Receive.	
DT			I/O	ST	USART Synchronous Data (see related TX/CK).	
Vss	8, 19	8, 19	Р	_	Ground reference for logic and I/O pins.	
Vdd	20	20	Р	_	Positive supply for logic and I/O pins.	
Legend: TTL = TTL			t iii or		CMOS = CMOS compatible input or output	

ST = Schmitt Trigger input with CMOS levels

I = Input P = Power

O = Output OD = Open Drain (no P diode to VDD)

TABLE 1-3: PIC18F4X2 PINOUT I/O DESCRIPTIONS	TABLE 1-3:	PIC18F4X2 PINOUT I/O DESCRIPTIONS
--	------------	-----------------------------------

	Pin Number			Pin E	Buffer	
Pin Name	DIP	PLCC	TQFP	Туре	Туре	Description
MCLR/Vpp	1	2	18			Master Clear (input) or high voltage ICSP programming enable pin.
MCLR				I	ST	Master Clear (Reset) input. This pin is an active low RESET to the device.
Vpp				I	ST	High voltage ICSP programming enable pin.
NC	_			—		These pins should be left unconnected.
OSC1/CLKI OSC1	13	14	30	I	ST	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. ST buffer when configured in RC mode, CMOS otherwise.
CLKI				I	CMOS	External clock source input. Always associated with pin function OSC1. (See related OSC1/CLKI, OSC2/CLKO pins.)
OSC2/CLKO/RA6 OSC2	14	15	31	0	_	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal
ССКО				0	_	or resonator in Crystal Oscillator mode. In RC mode, OSC2 pin outputs CLKO, which has 1/4 the frequency of OSC1 and
RA6				I/O	TTL	denotes the instruction cycle rate. General Purpose I/O pin.
						PORTA is a bi-directional I/O port.
RA0/AN0 RA0 AN0	2	3	19	I/O I	TTL Analog	Digital I/O. Analog input 0.
RA1/AN1 RA1 AN1	3	4	20	I/O I	TTL Analog	Digital I/O. Analog input 1.
RA2/AN2/VREF-	4	5	21	-	-	
RA2 AN2 VREF-				I/O I	TTL Analog Analog	Digital I/O. Analog input 2. A/D Reference Voltage (Low) input.
RA3/AN3/Vref+ RA3	5	6	22	I/O	TTL	Digital I/O.
AN3 Vref+					Analog Analog	Analog input 3. A/D Reference Voltage (High) input.
RA4/T0CKI RA4 T0CKI	6	7	23	I/O I	ST/OD ST	Digital I/O. Open drain when configured as output Timer0 external clock input.
RA5/AN4/ <mark>SS</mark> /LVDIN RA5	7	8	24	I/O	TTL	Digital I/O.
AN4 SS					Analog ST	Analog input 4. SPI Slave Select input.
LVDIN RA6				I	Analog	Low Voltage Detect Input. (See the OSC2/CLKO/RA6 pin.)
Legend: TTL = TTL c						CMOS = CMOS compatible input or output
ST = Schmit	u ingg	erinput		IO2 IEV	eis	I = Input P = Power

O = Output OD = Open Drain (no P diode to VDD)

Pin Name	Pi	n Numt	ber	Pin Buffer	Description	
Fin Name	DIP	PLCC	TQFP	Туре	Туре	Description
						PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-ups on all inputs.
RB0/INT0 RB0 INT0	33	36	8	I/O I	TTL ST	Digital I/O. External Interrupt 0.
RB1/INT1 RB1 INT1	34	37	9	I/O I	TTL ST	External Interrupt 1.
RB2/INT2 RB2 INT2	35	38	10	I/O I	TTL ST	Digital I/O. External Interrupt 2.
RB3/CCP2 RB3 CCP2	36	39	11	I/O I/O	TTL ST	Digital I/O. Capture2 input, Compare2 output, PWM2 output.
RB4	37	41	14	I/O	TTL	Digital I/O. Interrupt-on-change pin.
RB5/PGM RB5 PGM	38	42	15	I/O I/O	TTL ST	Digital I/O. Interrupt-on-change pin. Low Voltage ICSP programming enable pin.
RB6/PGC RB6 PGC	39	43	16	I/O I/O	TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming clock pin.
RB7/PGD RB7 PGD	40	44	17	I/O I/O	TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin.
Legend: TTL = TTL o ST = Schmi				IOS lev	els	CMOS = CMOS compatible input or output I = Input

TABLE 1-3: PIC18F4X2 PINOUT I/O DESCRIPTIONS (CONTINUED)

O = Output

OD = Open Drain (no P diode to VDD)

PIC18F4X2 PINOUT I/O DESCRIPTIONS (CONTINUED) **TABLE 1-3**:

с торр 32 35 36 37	I/O O I I/O I/O I/O I/O	Type ST ST ST CMOS ST ST ST	Description PORTC is a bi-directional I/O port. Digital I/O. Timer1 oscillator output. Timer1/Timer3 external clock input. Digital I/O. Timer1 oscillator input. Capture2 input, Compare2 output, PWM2 output. Digital I/O. Capture1 input/Compare1 output/PWM1 output.
35 36	0 1 1/0 1/0 1/0 1/0	ST ST CMOS ST ST	Digital I/O. Timer1 oscillator output. Timer1/Timer3 external clock input. Digital I/O. Timer1 oscillator input. Capture2 input, Compare2 output, PWM2 output. Digital I/O.
35 36	0 1 1/0 1/0 1/0 1/0	ST ST CMOS ST ST	Timer1 oscillator output. Timer1/Timer3 external clock input. Digital I/O. Timer1 oscillator input. Capture2 input, Compare2 output, PWM2 output. Digital I/O.
36	0 1 1/0 1/0 1/0 1/0	ST ST CMOS ST ST	Timer1 oscillator output. Timer1/Timer3 external clock input. Digital I/O. Timer1 oscillator input. Capture2 input, Compare2 output, PWM2 output. Digital I/O.
36	 /O /O /O	ST CMOS ST ST	Timer1/Timer3 external clock input. Digital I/O. Timer1 oscillator input. Capture2 input, Compare2 output, PWM2 output. Digital I/O.
36	1/0 1 1/0 1/0 1/0	ST CMOS ST ST	Digital I/O. Timer1 oscillator input. Capture2 input, Compare2 output, PWM2 output. Digital I/O.
36	I I/O I/O I/O	CMOS ST ST	Timer1 oscillator input. Capture2 input, Compare2 output, PWM2 output. Digital I/O.
	I I/O I/O I/O	CMOS ST ST	Timer1 oscillator input. Capture2 input, Compare2 output, PWM2 output. Digital I/O.
	I/O I/O I/O	ST ST	Capture2 input, Compare2 output, PWM2 output. Digital I/O.
	I/O I/O	ST	Digital I/O.
	I/O		
37	I/O		
37		51	
37			
	I/O	<u>ст</u>	Divital I/O
	1/O	ST ST	Digital I/O. Synchronous serial clock input/output for
	1/0	31	Synchronous serial clock input/output for SPI mode.
	I/O	ST	Synchronous serial clock input/output for
			l ² C mode.
42			
	I/O	ST	Digital I/O.
	I	ST	SPI Data In.
	I/O	ST	I ² C Data I/O.
43			
	I/O	ST	Digital I/O.
	0		SPI Data Out.
44			
	I/O	ST	Digital I/O.
	0	—	USART Asynchronous Transmit.
	I/O	ST	USART Synchronous Clock (see related RX/DT).
1			
	I/O	ST	Digital I/O.
	I		USART Asynchronous Receive.
	I/O	ST	USART Synchronous Data (see related TX/CK).
7 9	9 1	9 1 I/O 9 1 I/O	9 1 1/0 ST 0 — 1/0 ST 1 1/0 ST 1 ST 1 ST 1/0 ST

I I L compatible input ST = Schmitt Trigger input with CMOS levels

O = Output

OD = Open Drain (no P diode to VDD)

I = Input

TABLE 1-3:	PIC18F4X2 PINOUT I/O DESCRIPTIONS (CONTINUED)
------------	---

Din Norre	Pi	Pin Number			Buffer	D escription
Pin Name	DIP	PLCC	TQFP	Туре	Туре	Description
						PORTD is a bi-directional I/O port, or a Parallel Slave Port (PSP) for interfacing to a microprocessor port. These pins have TTL input buffers when PSP module is enabled.
RD0/PSP0	19	21	38	I/O	ST TTL	Digital I/O. Parallel Slave Port Data.
RD1/PSP1	20	22	39	I/O	ST TTL	Digital I/O. Parallel Slave Port Data.
RD2/PSP2	21	23	40	I/O	ST TTL	Digital I/O. Parallel Slave Port Data.
RD3/PSP3	22	24	41	I/O	ST TTL	Digital I/O. Parallel Slave Port Data.
RD4/PSP4	27	30	2	I/O	ST TTL	Digital I/O. Parallel Slave Port Data.
RD5/PSP5	28	31	3	I/O	ST TTL	Digital I/O. Parallel Slave Port Data.
RD6/PSP6	29	32	4	I/O	ST TTL	Digital I/O. Parallel Slave Port Data.
RD7/PSP7	30	33	5	I/O	ST TTL	Digital I/O. Parallel Slave Port Data.
		_	0.5	1/0		PORTE is a bi-directional I/O port.
RE0/RD/AN5 RE0 RD	8	9	25	I/O	ST TTL	Digital I/O. Read control for parallel slave port (see also WR and CS pins).
AN5 RE1/ WR /AN6	9	10	26	I/O	Analog	Analog input 5.
RE1 WR					ST TTL	Digital I/O. Write control for parallel slave port (see CS and RD pins).
AN6					Analog	Analog input 6.
RE2/CS/AN7 RE2 CS	10	11	27	I/O	ST TTL	Digital I/O. Chip Select control for parallel slave port
AN7					Analog	(see related RD and WR). Analog input 7.
Vss	12, 31	13, 34	6, 29	Р		Ground reference for logic and I/O pins.
Vdd	11, 32	12, 35	7, 28	Р	_	Positive supply for logic and I/O pins.

TTL = TTL compatible input ST = Schmitt Trigger input with CMOS levels

O = Output

OD = Open Drain (no P diode to VDD)

I = Input

2.0 OSCILLATOR CONFIGURATIONS

2.1 Oscillator Types

The PIC18FXX2 can be operated in eight different Oscillator modes. The user can program three configuration bits (FOSC2, FOSC1, and FOSC0) to select one of these eight modes:

- 1. LP Low Power Crystal
- 2. XT Crystal/Resonator
- 3. HS High Speed Crystal/Resonator
- 4. HS + PLL High Speed Crystal/Resonator with PLL enabled
- 5. RC External Resistor/Capacitor
- 6. RCIO External Resistor/Capacitor with I/O pin enabled
- 7. EC External Clock
- 8. ECIO External Clock with I/O pin enabled

2.2 Crystal Oscillator/Ceramic Resonators

In XT, LP, HS or HS+PLL Oscillator modes, a crystal or ceramic resonator is connected to the OSC1 and OSC2 pins to establish oscillation. Figure 2-1 shows the pin connections.

The PIC18FXX2 oscillator design requires the use of a parallel cut crystal.

Note:	Use of a series cut crystal may give a fre-					
	quency out of the crystal manufacturers					
	specifications.					

FIGURE 2-1: CRYSTAL/CERAMIC RESONATOR OPERATION (HS, XT OR LP CONFIGURATION)




TABLE 2-1:CAPACITOR SELECTION FOR
CERAMIC RESONATORS

Ranges Tested:					
Mode Freq C1 C2					
XT	455 kHz	68 - 100 pF	68 - 100 pF		
	2.0 MHz	15 - 68 pF	15 - 68 pF		
	4.0 MHz	15 - 68 pF	15 - 68 pF		
HS	8.0 MHz	10 - 68 pF	10 - 68 pF		
	16.0 MHz	10 - 22 pF	10 - 22 pF		

These values are for design guidance only. See notes following this table.

Resonators Used:				
455 kHz	Panasonic EFO-A455K04B	± 0.3%		
2.0 MHz	Murata Erie CSA2.00MG	± 0.5%		
4.0 MHz	Murata Erie CSA4.00MG	± 0.5%		
8.0 MHz	Murata Erie CSA8.00MT	± 0.5%		
16.0 MHz	Murata Erie CSA16.00MX	± 0.5%		
All resonators used did not have built-in capacitors.				

Note 1: Higher capacitance increases the stability of the oscillator, but also increases the start-up time.

- 2: When operating below 3V VDD, or when using certain ceramic resonators at any voltage, it may be necessary to use high-gain HS mode, try a lower frequency resonator, or switch to a crystal oscillator.
- 3: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components, or verify oscillator performance.

TABLE 2-2:CAPACITOR SELECTION FOR
CRYSTAL OSCILLATOR

Ranges Tested:							
Mode	Freq C1 (
LP	32.0 kHz	33 pF	33 pF				
	200 kHz	15 pF	15 pF				
XT	200 kHz	22-68 pF	22-68 pF				
	1.0 MHz	15 pF	15 pF				
	4.0 MHz	15 pF	15 pF				
HS	4.0 MHz	15 pF	15 pF				
	8.0 MHz	15-33 pF	15-33 pF				
	20.0 MHz	15-33 pF	15-33 pF				
	25.0 MHz	15-33 pF	15-33 pF				
These valu	These values are for design guidance only.						

These values are for design guidance only See notes following this table.

Crystals Used					
32.0 kHz	Epson C-001R32.768K-A	± 20 PPM			
200 kHz	STD XTL 200.000KHz	± 20 PPM			
1.0 MHz	ECS ECS-10-13-1	± 50 PPM			
4.0 MHz	ECS ECS-40-20-1	± 50 PPM			
8.0 MHz	Epson CA-301 8.000M-C	± 30 PPM			
20.0 MHz	Epson CA-301 20.000M-C	± 30 PPM			

- Note 1: Higher capacitance increases the stability of the oscillator, but also increases the start-up time.
 - 2: Rs may be required in HS mode, as well as XT mode, to avoid overdriving crystals with low drive level specification.
 - 3: Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components., or verify oscillator performance.

An external clock source may also be connected to the OSC1 pin in the HS, XT and LP modes, as shown in Figure 2-2.

FIGURE 2-2: EXTERNAL CLOCK INPUT OPERATION (HS, XT OR LP OSC CONFIGURATION)


2.3 RC Oscillator

For timing-insensitive applications, the "RC" and "RCIO" device options offer additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 2-3 shows how the R/C combination is connected.

In the RC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic.

Note:	If the oscillator frequency divided by 4 sig-
	nal is not required in the application, it is
	recommended to use RCIO mode to save
	current.

FIGURE 2-3: RC OSCILLATOR MODE




The RCIO Oscillator mode functions like the RC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6).

2.4 External Clock Input

The EC and ECIO Oscillator modes require an external clock source to be connected to the OSC1 pin. The feedback device between OSC1 and OSC2 is turned off in these modes to save current. There is no oscillator start-up time required after a Power-on Reset or after a recovery from SLEEP mode.

In the EC Oscillator mode, the oscillator frequency divided by 4 is available on the OSC2 pin. This signal may be used for test purposes or to synchronize other logic. Figure 2-4 shows the pin connections for the EC Oscillator mode.

FIGURE 2-4: EXTERNAL CLOCK INPUT OPERATION




The ECIO Oscillator mode functions like the EC mode, except that the OSC2 pin becomes an additional general purpose I/O pin. The I/O pin becomes bit 6 of PORTA (RA6). Figure 2-5 shows the pin connections for the ECIO Oscillator mode.

FIGURE 2-6: PLL BLOCK DIAGRAM

FIGURE 2-5:

EXTERNAL CLOCK INPUT OPERATION (ECIO CONFIGURATION)




2.5 HS/PLL

A Phase Locked Loop circuit is provided as a programmable option for users that want to multiply the frequency of the incoming crystal oscillator signal by 4. For an input clock frequency of 10 MHz, the internal clock frequency will be multiplied to 40 MHz. This is useful for customers who are concerned with EMI due to high frequency crystals.

The PLL can only be enabled when the oscillator configuration bits are programmed for HS mode. If they are programmed for any other mode, the PLL is not enabled and the system clock will come directly from OSC1.

The PLL is one of the modes of the FOSC<2:0> configuration bits. The Oscillator mode is specified during device programming.

A PLL lock timer is used to ensure that the PLL has locked before device execution starts. The PLL lock timer has a time-out that is called TPLL.



2.6 Oscillator Switching Feature

The PIC18FXX2 devices include a feature that allows the system clock source to be switched from the main oscillator to an alternate low frequency clock source. For the PIC18FXX2 devices, this alternate clock source is the Timer1 oscillator. If a low frequency crystal (32 kHz, for example) has been attached to the Timer1 oscillator pins and the Timer1 oscillator has been enabled, the device can switch to a Low Power Execution mode. Figure 2-7 shows a block diagram of the system clock sources. The clock switching feature is enabled <u>by programming</u> the Oscillator Switching Enable (OSCSEN) bit in Configuration Register1H to a '0'. Clock switching is disabled in an erased device. See Section 11.0 for further details of the Timer1 oscillator. See Section 19.0 for Configuration Register details.




FIGURE 2-7: DEVICE CLOCK SOURCES

2.6.1 SYSTEM CLOCK SWITCH BIT

The system clock source switching is performed under software control. The system clock switch bit, SCS (OSCCON<0>) controls the clock switching. When the SCS bit is '0', the system clock source comes from the main oscillator that is selected by the FOSC configuration bits in Configuration Register1H. When the SCS bit is set, the system clock source will come from the Timer1 oscillator. The SCS bit is cleared on all forms of RESET. Note: The Timer1 oscillator must be enabled and operating to switch the system clock source. The Timer1 oscillator is enabled by setting the T1OSCEN bit in the Timer1 control register (T1CON). If the Timer1 oscillator is not enabled, then any write to the SCS bit will be ignored (SCS bit forced cleared) and the main oscillator will continue to be the system clock source.

REGISTER 2-1: OSCCON REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-1
—		—	—	_		—	SCS
bit 7							bit 0

- bit 7-1 Unimplemented: Read as '0'
- bit 0 SCS: System Clock Switch bit

When OSCSEN configuration bit = '0' and T1OSCEN bit is set:

- 1 = Switch to Timer1 oscillator/clock pin
- 0 = Use primary oscillator/clock input pin

When OSCSEN and T1OSCEN are in other states:

bit is forced clear


Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

2.6.2 OSCILLATOR TRANSITIONS


The PIC18FXX2 devices contain circuitry to prevent "glitches" when switching between oscillator sources. Essentially, the circuitry waits for eight rising edges of the clock source that the processor is switching to. This ensures that the new clock source is stable and that its pulse width will not be less than the shortest pulse width of the two clock sources.

A timing diagram indicating the transition from the main oscillator to the Timer1 oscillator is shown in Figure 2-8. The Timer1 oscillator is assumed to be running all the time. After the SCS bit is set, the processor is frozen at the next occurring Q1 cycle. After eight synchronization cycles are counted from the Timer1 oscillator, operation resumes. No additional delays are required after the synchronization cycles.





The sequence of events that takes place when switching from the Timer1 oscillator to the main oscillator will depend on the mode of the main oscillator. In addition to eight clock cycles of the main oscillator, additional delays may take place. If the main oscillator is configured for an external crystal (HS, XT, LP), then the transition will take place after an oscillator start-up time (Tost) has occurred. A timing diagram, indicating the transition from the Timer1 oscillator to the main oscillator for HS, XT and LP modes, is shown in Figure 2-9.



If the main oscillator is configured for HS-PLL mode, an oscillator start-up time (TOST) plus an additional PLL time-out (TPLL) will occur. The PLL time-out is typically 2 ms and allows the PLL to lock to the main oscillator frequency. A timing diagram indicating the transition from the Timer1 oscillator to the main oscillator for HS-PLL mode is shown in Figure 2-10.





FIGURE 2-10: TIMING FOR TRANSITION BETWEEN TIMER1 AND OSC1 (HS WITH PLL)

If the main oscillator is configured in the RC, RCIO, EC or ECIO modes, there is no oscillator start-up time-out. Operation will resume after eight cycles of the main oscillator have been counted. A timing diagram, indicating the transition from the Timer1 oscillator to the main oscillator for RC, RCIO, EC and ECIO modes, is shown in Figure 2-11.

FIGURE 2-11: TIMING FOR TRANSITION BETWEEN TIMER1 AND OSC1 (RC, EC)



2.7 Effects of SLEEP Mode on the On-Chip Oscillator

When the device executes a SLEEP instruction, the on-chip clocks and oscillator are turned off and the device is held at the beginning of an instruction cycle (Q1 state). With the oscillator off, the OSC1 and OSC2 signals will stop oscillating. Since all the transistor switching currents have been removed, SLEEP mode achieves the lowest current consumption of the device (only leakage currents). Enabling any on-chip feature that will operate during SLEEP will increase the current consumed during SLEEP. The user can wake from SLEEP through external RESET, Watchdog Timer Reset, or through an interrupt.

TABLE 2-3: OSC1 AND OSC2 PIN STATES IN SLEEP MODE

OSC Mode	OSC1 Pin	OSC2 Pin
RC	Floating, external resistor should pull high	At logic low
RCIO	Floating, external resistor should pull high	Configured as PORTA, bit 6
ECIO	Floating	Configured as PORTA, bit 6
EC	Floating	At logic low
LP, XT, and HS	Feedback inverter disabled, at quiescent voltage level	Feedback inverter disabled, at quiescent voltage level

Note: See Table 3-1, in the "**Reset**" section, for time-outs due to SLEEP and MCLR Reset.

2.8 Power-up Delays

Power up delays are controlled by two timers, so that no external RESET circuitry is required for most applications. The delays ensure that the device is kept in RESET, until the device power supply and clock are stable. For additional information on RESET operation, see Section 3.0.

The first timer is the Power-up Timer (PWRT), which optionally provides a fixed delay of 72 ms (nominal) on power-up only (POR and BOR). The second timer is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable.

With the PLL enabled (HS/PLL Oscillator mode), the time-out sequence following a Power-on Reset is different from other Oscillator modes. The time-out sequence is as follows: First, the PWRT time-out is invoked after a POR time delay has expired. Then, the Oscillator Start-up Timer (OST) is invoked. However, this is still not a sufficient amount of time to allow the PLL to lock at high frequencies. The PWRT timer is used to provide an additional fixed 2 ms (nominal) time-out to allow the PLL ample time to lock to the incoming clock frequency.

3.0 RESET

The PIC18FXXX differentiates between various kinds of RESET:

- a) Power-on Reset (POR)
- MCLR Reset during normal operation b)
- c) MCLR Reset during SLEEP
- Watchdog Timer (WDT) Reset (during normal d) operation)
- Programmable Brown-out Reset (BOR) e)
- f) **RESET** Instruction
- g) Stack Full Reset
- Stack Underflow Reset h)

Most registers are unaffected by a RESET. Their status is unknown on POR and unchanged by all other RESETS. The other registers are forced to a "RESET state" on Power-on Reset, MCLR, WDT Reset, Brownout Reset, MCLR Reset during SLEEP and by the **RESET** instruction.

Most registers are not affected by a WDT wake-up, since this is viewed as the resumption of normal operation. Status bits from the RCON register, RI, TO, PD, POR and BOR, are set or cleared differently in different RESET situations, as indicated in Table 3-2. These bits are used in software to determine the nature of the RESET. See Table 3-3 for a full description of the RESET states of all registers.

A simplified block diagram of the On-Chip Reset Circuit is shown in Figure 3-1.

The Enhanced MCU devices have a MCLR noise filter in the MCLR Reset path. The filter will detect and ignore small pulses.

The MCLR pin is not driven low by any internal RESETS, including the WDT.





FIGURE 3-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT

3.1 Power-On Reset (POR)

A Power-on Reset pulse is generated on-chip when VDD rise is detected. To take advantage of the POR circuitry, just tie the MCLR pin directly (or through a resistor) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset delay. A minimum rise rate for VDD is specified (parameter D004). For a slow rise time, see Figure 3-2.

When the device starts normal operation (i.e., exits the RESET condition), device operating parameters (voltage, frequency, temperature, etc.) must be met to ensure operation. If these conditions are not met, the device must be held in RESET until the operating conditions are met.

FIGURE 3-2: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



ing into MCLR from external capacitor C, in the event of MCLR/VPP pin breakdown due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

3.2 Power-up Timer (PWRT)

The Power-up Timer provides a fixed nominal time-out (parameter 33) only on power-up from the POR. The Power-up Timer operates on an internal RC oscillator. The chip is kept in RESET as long as the PWRT is active. The PWRT's time delay allows VDD to rise to an acceptable level. A configuration bit is provided to enable/disable the PWRT.

The power-up time delay will vary from chip-to-chip due to VDD, temperature and process variation. See DC parameter D033 for details.

3.3 Oscillator Start-up Timer (OST)

The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over (parameter 32). This ensures that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP and HS modes and only on Power-on Reset or wake-up from SLEEP.

3.4 PLL Lock Time-out

With the PLL enabled, the time-out sequence following a Power-on Reset is different from other Oscillator modes. A portion of the Power-up Timer is used to provide a fixed time-out that is sufficient for the PLL to lock to the main oscillator frequency. This PLL lock time-out (TPLL) is typically 2 ms and follows the oscillator start-up time-out (OST).

3.5 Brown-out Reset (BOR)

A configuration bit, BOREN, can disable (if clear/ programmed), or enable (if set) the Brown-out Reset circuitry. If VDD falls below parameter D005 for greater than parameter 35, the brown-out situation will reset the chip. A RESET may not occur if VDD falls below parameter D005 for less than parameter 35. The chip will remain in Brown-out Reset until VDD rises above BVDD. If the Power-up Timer is enabled, it will be invoked after VDD rises above BVDD; it then will keep the chip in RESET for an additional time delay (parameter 33). If VDD drops below BVDD while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once VDD rises above BVDD, the Power-up Timer will execute the additional time delay.

3.6 Time-out Sequence

On power-up, the time-out sequence is as follows: First, PWRT time-out is invoked after the POR time delay has expired. Then, OST is activated. The total time-out will vary based on oscillator configuration and the status of the PWRT. For example, in RC mode with the PWRT disabled, there will be no time-out at all. Figure 3-3, Figure 3-4, Figure 3-5, Figure 3-6 and Figure 3-7 depict time-out sequences on power-up.

Since the time-outs occur from the POR pulse, if $\overline{\text{MCLR}}$ is kept low long enough, the time-outs will expire. Bringing $\overline{\text{MCLR}}$ high will begin execution immediately (Figure 3-5). This is useful for testing purposes or to synchronize more than one PIC18FXXX device operating in parallel.

Table 3-2 shows the RESET conditions for some Special Function Registers, while Table 3-3 shows the RESET conditions for all the registers.

Oscillator	Power-up	(2)	_	Wake-up from SLEEP or Oscillator Switch	
Configuration	PWRTE = 0	PWRTE = 1	Brown-out		
HS with PLL enabled ⁽¹⁾	72 ms + 1024 Tosc + 2ms	1024 Tosc + 2 ms	72 ms ⁽²⁾ + 1024 Tosc + 2 ms	1024 Tosc + 2 ms	
HS, XT, LP	72 ms + 1024 Tosc	1024 Tosc	72 ms ⁽²⁾ + 1024 Tosc	1024 Tosc	
EC	72 ms	—	72 ms ⁽²⁾	—	
External RC	72 ms	—	72 ms ⁽²⁾	—	

Note 1: 2 ms is the nominal time required for the 4x PLL to lock.

2: 72 ms is the nominal power-up timer delay, if implemented.

REGISTER 3-1: RCON REGISTER BITS AND POSITIONS

R/W-0	U-0	U-0	R/W-1	R-1	R-1	R/W-0	R/W-0
IPEN	—	—	RI	TO	PD	POR	BOR
bit 7							bit 0

Note 1: Refer to Section 4.14 (page 53) for bit definitions.

TABLE 3-2:STATUS BITS, THEIR SIGNIFICANCE AND THE INITIALIZATION CONDITION FOR
RCON REGISTER

Condition	Program Counter	RCON Register	RI	то	PD	POR	BOR	STKFUL	STKUNF
Power-on Reset	0000h	01 1100	1	1	1	0	0	u	u
MCLR Reset during normal operation	0000h	0u uuuu	u	u	u	u	u	u	u
Software Reset during normal operation	0000h	00 uuuu	0	u	u	u	u	u	u
Stack Full Reset during normal operation	0000h	0u uull	u	u	u	u	u	u	1
Stack Underflow Reset during normal operation	0000h	0u uull	u	u	u	u	u	1	u
MCLR Reset during SLEEP	0000h	0u 10uu	u	1	0	u	u	u	u
WDT Reset	0000h	0u 01uu	1	0	1	u	u	u	u
WDT Wake-up	PC + 2	uu 00uu	u	0	0	u	u	u	u
Brown-out Reset	0000h	01 11u0	1	1	1	1	0	u	u
Interrupt wake-up from SLEEP	PC + 2 ⁽¹⁾	uu 00uu	u	1	0	u	u	u	u

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0'

Note 1: When the wake-up is due to an interrupt and the GIEH or GIEL bits are set, the PC is loaded with the interrupt vector (0x000008h or 0x000018h).

TABLE 5-5.			_/ \ \		INDITIONS FOR AL			
Register Ap		Applicable Devices			Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT or Interrupt	
TOSU	242	442	252	452	0 0000	0 0000	0 uuuu (3)	
TOSH	242	442	252	452	0000 0000	0000 0000	uuuu uuuu (3)	
TOSL	242	442	252	452	0000 0000	0000 0000	uuuu uuuu (3)	
STKPTR	242	442	252	452	00-0 0000	uu-0 0000	uu-u uuuu (3)	
PCLATU	242	442	252	452	0 0000	0 0000	u uuuu	
PCLATH	242	442	252	452	0000 0000	0000 0000	uuuu uuuu	
PCL	242	442	252	452	0000 0000	0000 0000	PC + 2 ⁽²⁾	
TBLPTRU	242	442	252	452	00 0000	00 0000	uu uuuu	
TBLPTRH	242	442	252	452	0000 0000	0000 0000	uuuu uuuu	
TBLPTRL	242	442	252	452	0000 0000	0000 0000	uuuu uuuu	
TABLAT	242	442	252	452	0000 0000	0000 0000	uuuu uuuu	
PRODH	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu	
PRODL	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu	
INTCON	242	442	252	452	0000 000x	0000 000u	սսսս սսսս (1)	
INTCON2	242	442	252	452	1111 -1-1	1111 -1-1	uuuu -u-u (1)	
INTCON3	242	442	252	452	11-0 0-00	11-0 0-00	uu-u u-uu (1)	
INDF0	242	442	252	452	N/A	N/A	N/A	
POSTINC0	242	442	252	452	N/A	N/A	N/A	
POSTDEC0	242	442	252	452	N/A	N/A	N/A	
PREINC0	242	442	252	452	N/A	N/A	N/A	
PLUSW0	242	442	252	452	N/A	N/A	N/A	
FSR0H	242	442	252	452	xxxx	uuuu	uuuu	
FSR0L	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu	
WREG	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu	
INDF1	242	442	252	452	N/A	N/A	N/A	
POSTINC1	242	442	252	452	N/A	N/A	N/A	
POSTDEC1	242	442	252	452	N/A	N/A	N/A	
PREINC1	242	442	252	452	N/A	N/A	N/A	
PLUSW1	242	442	252	452	N/A	N/A	N/A	

TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

- 4: See Table 3-2 for RESET value for specific condition.
- 5: Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO Oscillator modes only. In all other Oscillator modes, they are disabled and read '0'.
- 6: Bit 6 of PORTA, LATA and TRISA are not available on all devices. When unimplemented, they are read '0'.

TABLE 3-3:		IIIALI	ZAII		INDITIONS FOR AL	L REGISTERS (CONTI	NOED)
Register	Арр	Applicable Devices Power-on Reset, Brown-out Reset RESET Instruction Stack Resets		Wake-up via WDT or Interrupt			
FSR1H	242	442	252	452	xxxx	uuuu	uuuu
FSR1L	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu
BSR	242	442	252	452	0000	0000	uuuu
INDF2	242	442	252	452	N/A	N/A	N/A
POSTINC2	242	442	252	452	N/A	N/A	N/A
POSTDEC2	242	442	252	452	N/A	N/A	N/A
PREINC2	242	442	252	452	N/A	N/A	N/A
PLUSW2	242	442	252	452	N/A	N/A	N/A
FSR2H	242	442	252	452	xxxx	uuuu	uuuu
FSR2L	242	442	252	452	xxxx xxxx	uuuu uuuu	սսսս սսսս
STATUS	242	442	252	452	x xxxx	u uuuu	u uuuu
TMR0H	242	442	252	452	0000 0000	uuuu uuuu	uuuu uuuu
TMR0L	242	442	252	452	XXXX XXXX	uuuu uuuu	uuuu uuuu
TOCON	242	442	252	452	1111 1111	1111 1111	սսսս սսսս
OSCCON	242	442	252	452	0	0	u
LVDCON	242	442	252	452	00 0101	00 0101	uu uuuu
WDTCON	242	442	252	452	0	0	u
RCON ⁽⁴⁾	242	442	252	452	0q 11qq	0q qquu	uu qquu
TMR1H	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu
TMR1L	242	442	252	452	xxxx xxxx —	uuuu uuuu	uuuu uuuu
T1CON	242	442	252	452	0-00 0000	u-uu uuuu	u-uu uuuu
TMR2	242	442	252	452	0000 0000	0000 0000	uuuu uuuu
PR2	242	442	252	452	1111 1111	1111 1111	1111 1111
T2CON	242	442	252	452	-000 0000	-000 0000	-uuu uuuu
SSPBUF	242	442	252	452	xxxx xxxx	uuuu uuuu	սսսս սսսս
SSPADD	242	442	252	452	0000 0000	0000 0000	uuuu uuuu
SSPSTAT	242	442	252	452	0000 0000	0000 0000	uuuu uuuu
SSPCON1	242	442	252	452	0000 0000	0000 0000	uuuu uuuu
SSPCON2	242	442	252	452	0000 0000	0000 0000	uuuu uuuu

 TABLE 3-3:
 INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

- Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
 - 2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).
 - **3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
 - 4: See Table 3-2 for RESET value for specific condition.
 - **5:** Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO Oscillator modes only. In all other Oscillator modes, they are disabled and read '0'.
 - 6: Bit 6 of PORTA, LATA and TRISA are not available on all devices. When unimplemented, they are read '0'.

Register Applica		Applicable Devices		Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset RESET Instruction Stack Resets	Wake-up via WDT on or Interrupt	
ADRESH	242	442	252	452	xxxx xxxx	uuuu uuuu	սսսս սսսս
ADRESL	242	442	252	452	xxxx xxxx	uuuu uuuu	uuuu uuuu
ADCON0	242	442	252	452	0000 00-0	0000 00-0	uuuu uu-u
ADCON1	242	442	252	452	00 0000	00 0000	uu uuuu
CCPR1H	242	442	252	452	xxxx xxxx	uuuu uuuu	นนนน นนนน
CCPR1L	242	442	252	452	xxxx xxxx	uuuu uuuu	นนนน นนนน
CCP1CON	242	442	252	452	00 0000	00 0000	uu uuuu
CCPR2H	242	442	252	452	xxxx xxxx	uuuu uuuu	սսսս սսսս
CCPR2L	242	442	252	452	xxxx xxxx	uuuu uuuu	<u>uuuu</u> uuuu
CCP2CON	242	442	252	452	00 0000	00 0000	uu uuuu
TMR3H	242	442	252	452	xxxx xxxx	uuuu uuuu	սսսս սսսս
TMR3L	242	442	252	452	xxxx xxxx	uuuu uuuu	<u>uuuu</u> uuuu
T3CON	242	442	252	452	0000 0000	uuuu uuuu	սսսս սսսս
SPBRG	242	442	252	452	0000 0000	0000 0000	uuuu uuuu
RCREG	242	442	252	452	0000 0000	0000 0000	uuuu uuuu
TXREG	242	442	252	452	0000 0000	0000 0000	սսսս սսսս
TXSTA	242	442	252	452	0000 -010	0000 -010	uuuu -uuu
RCSTA	242	442	252	452	0000 000x	0000 000x	uuuu uuuu
EEADR	242	442	252	452	0000 0000	0000 0000	uuuu uuuu
EEDATA	242	442	252	452	0000 0000	0000 0000	uuuu uuuu
EECON1	242	442	252	452	xx-0 x000	uu-0 u000	uu-0 u000
EECON2	242	442	252	452			

TABLE 3-3:	INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

3: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.

4: See Table 3-2 for RESET value for specific condition.

5: Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO Oscillator modes only. In all other Oscillator modes, they are disabled and read '0'.

6: Bit 6 of PORTA, LATA and TRISA are not available on all devices. When unimplemented, they are read '0'.

TABLE 3-3: INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)									
Register	Арр	olicabl	e Devi	ces	Power-on Reset, Brown-out Reset	Resets Reset struction Resets	eset Wake-up via WDT ruction or Interrupt		
IPR2	242	442	252	452	1 1111	1	1111	u	uuuu
PIR2	242	442	252	452	0 0000	0	0000	u	uuuu (1)
PIE2	242	442	252	452	0 0000	0	0000	u	uuuu
IPR1	242	442	252	452	1111 1111	1111	1111	uuuu	uuuu
	242	442	252	452	-111 1111	-111	1111	-uuu	uuuu
חוח	242	442	252	452	0000 0000	0000	0000	uuuu	սսսս (1)
PIR1	242	442	252	452	-000 0000	-000	0000	-uuu	uuuu (1)
PIE1	242	442	252	452	0000 0000	0000	0000	uuuu	uuuu
PIEI	242	442	252	452	-000 0000	-000	0000	-uuu	uuuu
TRISE	242	442	252	452	0000 -111	0000	-111	uuuu	-uuu
TRISD	242	442	252	452	1111 1111	1111	1111	uuuu	uuuu
TRISC	242	442	252	452	1111 1111	1111	1111	uuuu	uuuu
TRISB	242	442	252	452	1111 1111	1111	1111	uuuu	uuuu
TRISA ^(5,6)	242	442	252	452	-111 1111 (5)	-111	₁₁₁₁ (5)	-uuu	uuuu (5)
LATE	242	442	252	452	xxx		-uuu		-uuu
LATD	242	442	252	452	xxxx xxxx	uuuu	uuuu	uuuu	uuuu
LATC	242	442	252	452	xxxx xxxx	uuuu	uuuu	uuuu	uuuu
LATB	242	442	252	452	xxxx xxxx	uuuu	uuuu	uuuu	uuuu
LATA ^(5,6)	242	442	252	452	-xxx xxxx(5)	-uuu	uuuu (5)	-uuu	uuuu (5)
PORTE	242	442	252	452	000		-000		-uuu
PORTD	242	442	252	452	xxxx xxxx	uuuu	uuuu	uuuu	uuuu
PORTC	242	442	252	452	XXXX XXXX	uuuu	uuuu	uuuu	uuuu
PORTB	242	442	252	452	XXXX XXXX	uuuu	uuuu	uuuu	uuuu
PORTA ^(5,6)	242	442	252	452	-x0x 0000 (5)	-u0u	₀₀₀₀ (5)	-uuu	uuuu (5)

 TABLE 3-3:
 INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)

Legend: u = unchanged, x = unknown, - = unimplemented bit, read as '0', q = value depends on condition. Shaded cells indicate conditions do not apply for the designated device.

Note 1: One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the interrupt vector (0008h or 0018h).

- **3:** When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are updated with the current value of the PC. The STKPTR is modified to point to the next location in the hardware stack.
- 4: See Table 3-2 for RESET value for specific condition.
- 5: Bit 6 of PORTA, LATA, and TRISA are enabled in ECIO and RCIO Oscillator modes only. In all other Oscillator modes, they are disabled and read '0'.
- 6: Bit 6 of PORTA, LATA and TRISA are not available on all devices. When unimplemented, they are read '0'.




FIGURE 3-4: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1







FIGURE 3-5: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2









NOTES:

4.0 MEMORY ORGANIZATION

There are three memory blocks in Enhanced MCU devices. These memory blocks are:

- Program Memory
- Data RAM
- Data EEPROM

Data and program memory use separate busses, which allows for concurrent access of these blocks.

Additional detailed information for FLASH program memory and Data EEPROM is provided in Section 5.0 and Section 6.0, respectively.

4.1 Program Memory Organization

A 21-bit program counter is capable of addressing the 2-Mbyte program memory space. Accessing a location between the physically implemented memory and the 2-Mbyte address will cause a read of all '0's (a NOP instruction).

The PIC18F252 and PIC18F452 each have 32 Kbytes of FLASH memory, while the PIC18F242 and PIC18F442 have 16 Kbytes of FLASH. This means that PIC18FX52 devices can store up to 16K of single word instructions, and PIC18FX42 devices can store up to 8K of single word instructions.

The RESET vector address is at 0000h and the interrupt vector addresses are at 0008h and 0018h.

Figure 4-1 shows the Program Memory Map for PIC18F242/442 devices and Figure 4-2 shows the Program Memory Map for PIC18F252/452 devices.

PIC18FXX2

FIGURE 4-1: PROGRAM MEMORY MAP AND STACK FOR PIC18F442/242





FIGURE 4-2: PROGRAM MEMORY MAP AND STACK FOR PIC18F452/252



4.2 Return Address Stack

The return address stack allows any combination of up to 31 program calls and interrupts to occur. The PC (Program Counter) is pushed onto the stack when a CALL or RCALL instruction is executed, or an interrupt is acknowledged. The PC value is pulled off the stack on a RETURN, RETLW or a RETFIE instruction. PCLATU and PCLATH are not affected by any of the RETURN or CALL instructions.

The stack operates as a 31-word by 21-bit RAM and a 5-bit stack pointer, with the stack pointer initialized to 00000b after all RESETS. There is no RAM associated with stack pointer 00000b. This is only a RESET value. During a CALL type instruction, causing a push onto the stack, the stack pointer is first incremented and the RAM location pointed to by the stack pointer is written with the contents of the PC. During a RETURN type instruction, causing a pop from the stack, the contents of the RAM location pointed to by the STKPTR are transferred to the PC and then the stack pointer is decremented.

The stack space is not part of either program or data space. The stack pointer is readable and writable, and the address on the top of the stack is readable and writable through SFR registers. Data can also be pushed to, or popped from, the stack using the top-of-stack SFRs. Status bits indicate if the stack pointer is at, or beyond the 31 levels provided.

4.2.1 TOP-OF-STACK ACCESS

The top of the stack is readable and writable. Three register locations, TOSU, TOSH and TOSL hold the contents of the stack location pointed to by the STKPTR register. This allows users to implement a software stack if necessary. After a CALL, RCALL or interrupt, the software can read the pushed value by reading the TOSU, TOSH and TOSL registers. These values can be placed on a user defined software stack. At return time, the software can replace the TOSU, TOSH and TOSL and do a return.

The user must disable the global interrupt enable bits during this time to prevent inadvertent stack operations.

4.2.2 RETURN STACK POINTER (STKPTR)

The STKPTR register contains the stack pointer value, the STKFUL (stack full) status bit, and the STKUNF (stack underflow) status bits. Register 4-1 shows the STKPTR register. The value of the stack pointer can be 0 through 31. The stack pointer increments when values are pushed onto the stack and decrements when values are popped off the stack. At RESET, the stack pointer value will be 0. The user may read and write the stack pointer value. This feature can be used by a Real Time Operating System for return stack maintenance.

After the PC is pushed onto the stack 31 times (without popping any values off the stack), the STKFUL bit is set. The STKFUL bit can only be cleared in software or by a POR.

The action that takes place when the stack becomes full depends on the state of the STVREN (Stack Overflow Reset Enable) configuration bit. Refer to Section 20.0 for a description of the device configuration bits. If STVREN is set (default), the 31st push will push the (PC + 2) value onto the stack, set the STKFUL bit, and reset the device. The STKFUL bit will remain set and the stack pointer will be set to '0'.

If STVREN is cleared, the STKFUL bit will be set on the 31st push and the stack pointer will increment to 31. Any additional pushes will not overwrite the 31st push, and STKPTR will remain at 31.

When the stack has been popped enough times to unload the stack, the next pop will return a value of zero to the PC and sets the STKUNF bit, while the stack pointer remains at 0. The STKUNF bit will remain set until cleared in software or a POR occurs.

Note: Returning a value of zero to the PC on an underflow has the effect of vectoring the program to the RESET vector, where the stack conditions can be verified and appropriate actions can be taken.

PIC18FXX2


bit

bit

bit bit


REGISTER 4-1: STKPTR REGISTER

R/0	C-0	R/C-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W
STK	OVF	STKUNF		SP4	SP3	SP2	SP1	SP
bit 7								
STK	OVF: S	Stack Full Fla	ag bit					
		ecame full o as not beco						
STKUNF: Stack Underflow Flag bit 1 = Stack underflow occurred 0 = Stack underflow did not occur								
0 = S			not occur					
		ented: Read						



Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

FIGURE 4-3: RETURN ADDRESS STACK AND ASSOCIATED REGISTERS



4.2.3 PUSH AND POP INSTRUCTIONS

Since the Top-of-Stack (TOS) is readable and writable, the ability to push values onto the stack and pull values off the stack without disturbing normal program execution is a desirable option. To push the current PC value onto the stack, a PUSH instruction can be executed. This will increment the stack pointer and load the current PC value onto the stack. TOSU, TOSH and TOSL can then be modified to place a return address on the stack.

The ability to pull the TOS value off of the stack and replace it with the value that was previously pushed onto the stack, without disturbing normal execution, is achieved by using the POP instruction. The POP instruction discards the current TOS by decrementing the stack pointer. The previous value pushed onto the stack then becomes the TOS value.

4.2.4 STACK FULL/UNDERFLOW RESETS

These resets are enabled by programming the STVREN configuration bit. When the STVREN bit is disabled, a full or underflow condition will set the appropriate STKFUL or STKUNF bit, but not cause a device RESET. When the STVREN bit is enabled, a full or underflow will set the appropriate STKFUL or STKUNF bit and then cause a device RESET. The STKFUL or STKUNF bits are only cleared by the user software or a POR Reset.

4.3 Fast Register Stack

A "fast interrupt return" option is available for interrupts. A Fast Register Stack is provided for the STATUS, WREG and BSR registers and are only one in depth. The stack is not readable or writable and is loaded with the current value of the corresponding register when the processor vectors for an interrupt. The values in the registers are then loaded back into the working registers, if the FAST RETURN instruction is used to return from the interrupt.

A low or high priority interrupt source will push values into the stack registers. If both low and high priority interrupts are enabled, the stack registers cannot be used reliably for low priority interrupts. If a high priority interrupt occurs while servicing a low priority interrupt, the stack register values stored by the low priority interrupt will be overwritten.

If high priority interrupts are not disabled during low priority interrupts, users must save the key registers in software during a low priority interrupt.

If no interrupts are used, the fast register stack can be used to restore the STATUS, WREG and BSR registers at the end of a subroutine call. To use the fast register stack for a subroutine call, a FAST CALL instruction must be executed.

Example 4-1 shows a source code example that uses the fast register stack.

EXAMPLE 4-1: FAST REGISTER STACK CODE EXAMPLE

CALL SUB1, FAST	;STATUS, WREG, BSR
•	;SAVED IN FAST REGISTER
•	;STACK
SUB1 • RETURN FAST	;RESTORE VALUES SAVED ;IN FAST REGISTER STACK

4.4 PCL, PCLATH and PCLATU

The program counter (PC) specifies the address of the instruction to fetch for execution. The PC is 21-bits wide. The low byte is called the PCL register. This register is readable and writable. The high byte is called the PCH register. This register contains the PC<15:8> bits and is not directly readable or writable. Updates to the PCH register. The upper byte is called PCU. This register contains the PC<20:16> bits and is not directly readable or writable. Updates to the PCH register. The Upper byte is called PCU. This register contains the PC<20:16> bits and is not directly readable or writable. Updates to the PCU register may be performed through the PCLATU register.

The PC addresses bytes in the program memory. To prevent the PC from becoming misaligned with word instructions, the LSB of PCL is fixed to a value of '0'. The PC increments by 2 to address sequential instructions in the program memory.

The CALL, RCALL, GOTO and program branch instructions write to the program counter directly. For these instructions, the contents of PCLATH and PCLATU are not transferred to the program counter.


The contents of PCLATH and PCLATU will be transferred to the program counter by an operation that writes PCL. Similarly, the upper two bytes of the program counter will be transferred to PCLATH and PCLATU by an operation that reads PCL. This is useful for computed offsets to the PC (see Section 4.8.1).

4.5 Clocking Scheme/Instruction Cycle

The clock input (from OSC1) is internally divided by four to generate four non-overlapping quadrature clocks, namely Q1, Q2, Q3 and Q4. Internally, the program counter (PC) is incremented every Q1, the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 4-4.

FIGURE 4-4:

CLOCK/INSTRUCTION CYCLE




4.6 Instruction Flow/Pipelining

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3 and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle, while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g., GOTO) then two cycles are required to complete the instruction (Example 4-2).

EXAMPLE 4-2:	INSTRUCTION PIPELINE FLOW

A fetch cycle begins with the program counter (PC) incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register" (IR) in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).



All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.

4.7 Instructions in Program Memory

The program memory is addressed in bytes. Instructions are stored as two bytes or four bytes in program memory. The Least Significant Byte of an instruction word is always stored in a program memory location with an even address (LSB ='0'). Figure 4-5 shows an example of how instruction words are stored in the program memory. To maintain alignment with instruction boundaries, the PC increments in steps of 2 and the LSB will always read '0' (see Section 4.4). The CALL and GOTO instructions have an absolute program memory address embedded into the instruction. Since instructions are always stored on word boundaries, the data contained in the instruction is a word address. The word address is written to PC<20:1>, which accesses the desired byte address in program memory. Instruction #2 in Figure 4-5 shows how the instruction "GOTO 00006h' is encoded in the program memory. Program branch instructions which encode a relative address offset operate in the same manner. The offset value stored in a branch instruction represents the number of single word instructions that the PC will be offset by. Section 20.0 provides further details of the instruction set.

FIGURE 4-5: INSTRUCTIONS IN PROGRAM MEMORY

			LSB = 1	LSB = 0	Word Address \downarrow
	Program N				000000h
	Byte Locat	ions \rightarrow			000002h
		l l l l l l l l l l l l l l l l l l l			000004h
					000006h
Instruction 1:	MOVLW	055h	0Fh	55h	000008h
Instruction 2:	GOTO	000006h	EFh	03h	00000Ah
			F0h	00h	00000Ch
Instruction 3:	MOVFF	123h, 456h	Clh	23h	00000Eh
		l l l l l l l l l l l l l l l l l l l	F4h	56h	000010h
					000012h
					000014h

4.7.1 TWO-WORD INSTRUCTIONS

The PIC18FXX2 devices have four two-word instructions: MOVFF, CALL, GOTO and LFSR. The second word of these instructions has the 4 MSBs set to 1's and is a special kind of NOP instruction. The lower 12 bits of the second word contain data to be used by the instruction. If the first word of the instruction is executed, the data in the second word is accessed. If the second word of the instruction is executed by itself (first word was skipped), it will execute as a NOP. This action is necessary when the two-word instruction is preceded by a conditional instruction that changes the PC. A program example that demonstrates this concept is shown in Example 4-3. Refer to Section 20.0 for further details of the instruction set.

EXAMPLE 4-3:	TWO-WORD INSTRUCTIONS

CASE 1:	
Object Code	Source Code
0110 0110 0000 0000	TSTFSZ REG1 ; is RAM location 0?
1100 0001 0010 0011	MOVFF REG1, REG2 ; No, execute 2-word instruction
1111 0100 0101 0110	; 2nd operand holds address of REG2
0010 0100 0000 0000	ADDWF REG3 ; continue code
CASE 2:	
Object Code	Source Code
0110 0110 0000 0000	TSTFSZ REG1 ; is RAM location 0?
1100 0001 0010 0011	MOVFF REG1, REG2 ; Yes
1111 0100 0101 0110	; 2nd operand becomes NOP
0010 0100 0000 0000	ADDWF REG3 ; continue code

4.8 Lookup Tables

Lookup tables are implemented two ways. These are:

- Computed GOTO
- Table Reads

4.8.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL).

A lookup table can be formed with an ADDWF PCL instruction and a group of RETLW 0xnn instructions. WREG is loaded with an offset into the table before executing a call to that table. The first instruction of the called routine is the ADDWF PCL instruction. The next instruction executed will be one of the RETLW 0xnn instructions, that returns the value 0xnn to the calling function.

The offset value (value in WREG) specifies the number of bytes that the program counter should advance.

In this method, only one data byte may be stored in each instruction location and room on the return address stack is required.

Note: The ADDWF PCL instruction does not update PCLATH and PCLATU. A read operation on PCL must be performed to update PCLATH and PCLATU.

4.8.2 TABLE READS/TABLE WRITES

A better method of storing data in program memory allows 2 bytes of data to be stored in each instruction location.

Lookup table data may be stored 2 bytes per program word by using table reads and writes. The table pointer (TBLPTR) specifies the byte address and the table latch (TABLAT) contains the data that is read from, or written to program memory. Data is transferred to/from program memory, one byte at a time.

A description of the Table Read/Table Write operation is shown in Section 3.0.

4.9 Data Memory Organization

The data memory is implemented as static RAM. Each register in the data memory has a 12-bit address, allowing up to 4096 bytes of data memory. Figure 4-6 and Figure 4-7 show the data memory organization for the PIC18FXX2 devices.

The data memory map is divided into as many as 16 banks that contain 256 bytes each. The lower 4 bits of the Bank Select Register (BSR<3:0>) select which bank will be accessed. The upper 4 bits for the BSR are not implemented.

The data memory contains Special Function Registers (SFR) and General Purpose Registers (GPR). The SFRs are used for control and status of the controller and peripheral functions, while GPRs are used for data storage and scratch pad operations in the user's application. The SFRs start at the last location of Bank 15 (0xFFF) and extend downwards. Any remaining space beyond the SFRs in the Bank may be implemented as GPRs. GPRs start at the first location of Bank 0 and grow upwards. Any read of an unimplemented location will read as '0's.

The entire data memory may be accessed directly or indirectly. Direct addressing may require the use of the BSR register. Indirect addressing requires the use of a File Select Register (FSRn) and a corresponding Indirect File Operand (INDFn). Each FSR holds a 12-bit address value that can be used to access any location in the Data Memory map without banking.

The instruction set and architecture allow operations across all banks. This may be accomplished by indirect addressing or by the use of the MOVFF instruction. The MOVFF instruction is a two-word/two-cycle instruction that moves a value from one register to another.

To ensure that commonly used registers (SFRs and select GPRs) can be accessed in a single cycle, regardless of the current BSR values, an Access Bank is implemented. A segment of Bank 0 and a segment of Bank 15 comprise the Access RAM. Section 4.10 provides a detailed description of the Access RAM.

4.9.1 GENERAL PURPOSE REGISTER FILE

The register file can be accessed either directly or indirectly. Indirect addressing operates using a File Select Register and corresponding Indirect File Operand. The operation of indirect addressing is shown in Section 4.12.

Enhanced MCU devices may have banked memory in the GPR area. GPRs are not initialized by a Power-on Reset and are unchanged on all other RESETS.

Data RAM is available for use as GPR registers by all instructions. The top half of Bank 15 (0xF80 to 0xFFF) contains SFRs. All other banks of data memory contain GPR registers, starting with Bank 0.

4.9.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers (SFRs) are registers used by the CPU and Peripheral Modules for controlling the desired operation of the device. These registers are implemented as static RAM. A list of these registers is given in Table 4-1 and Table 4-2.

The SFRs can be classified into two sets; those associated with the "core" function and those related to the peripheral functions. Those registers related to the "core" are described in this section, while those related to the operation of the peripheral features are described in the section of that peripheral feature.

The SFRs are typically distributed among the peripherals whose functions they control.

The unused SFR locations will be unimplemented and read as '0's. See Table 4-1 for addresses for the SFRs.




FIGURE 4-6: DATA MEMORY MAP FOR PIC18F242/442




FIGURE 4-7: DATA MEMORY MAP FOR PIC18F252/452

TABLE 4-1: SPECIAL FUNCTION REGISTER MAP

Address	Name	Address	Name	Address	Name	Address	Name
FFFh	TOSU	FDFh	INDF2 ⁽³⁾	FBFh	CCPR1H	F9Fh	IPR1
FFEh	TOSH	FDEh	POSTINC2 ⁽³⁾	FBEh	CCPR1L	F9Eh	PIR1
FFDh	TOSL	FDDh	POSTDEC2 ⁽³⁾	FBDh	CCP1CON	F9Dh	PIE1
FFCh	STKPTR	FDCh	PREINC2 ⁽³⁾	FBCh	CCPR2H	F9Ch	
FFBh	PCLATU	FDBh	PLUSW2 ⁽³⁾	FBBh	CCPR2L	F9Bh	_
FFAh	PCLATH	FDAh	FSR2H	FBAh	CCP2CON	F9Ah	—
FF9h	PCL	FD9h	FSR2L	FB9h	_	F99h	—
FF8h	TBLPTRU	FD8h	STATUS	FB8h	—	F98h	—
FF7h	TBLPTRH	FD7h	TMR0H	FB7h	—	F97h	—
FF6h	TBLPTRL	FD6h	TMR0L	FB6h	—	F96h	TRISE ⁽²⁾
FF5h	TABLAT	FD5h	T0CON	FB5h	—	F95h	TRISD ⁽²⁾
FF4h	PRODH	FD4h	_	FB4h	—	F94h	TRISC
FF3h	PRODL	FD3h	OSCCON	FB3h	TMR3H	F93h	TRISB
FF2h	INTCON	FD2h	LVDCON	FB2h	TMR3L	F92h	TRISA
FF1h	INTCON2	FD1h	WDTCON	FB1h	T3CON	F91h	—
FF0h	INTCON3	FD0h	RCON	FB0h	—	F90h	—
FEFh	INDF0 ⁽³⁾	FCFh	TMR1H	FAFh	SPBRG	F8Fh	—
FEEh	POSTINC0 ⁽³⁾	FCEh	TMR1L	FAEh	RCREG	F8Eh	—
FEDh	POSTDEC0 ⁽³⁾	FCDh	T1CON	FADh	TXREG	F8Dh	LATE ⁽²⁾
FECh	PREINC0 ⁽³⁾	FCCh	TMR2	FACh	TXSTA	F8Ch	LATD ⁽²⁾
FEBh	PLUSW0 ⁽³⁾	FCBh	PR2	FABh	RCSTA	F8Bh	LATC
FEAh	FSR0H	FCAh	T2CON	FAAh	—	F8Ah	LATB
FE9h	FSR0L	FC9h	SSPBUF	FA9h	EEADR	F89h	LATA
FE8h	WREG	FC8h	SSPADD	FA8h	EEDATA	F88h	—
FE7h	INDF1 ⁽³⁾	FC7h	SSPSTAT	FA7h	EECON2	F87h	—
FE6h	POSTINC1 ⁽³⁾	FC6h	SSPCON1	FA6h	EECON1	F86h	—
FE5h	POSTDEC1 ⁽³⁾	FC5h	SSPCON2	FA5h	—	F85h	—
FE4h	PREINC1 ⁽³⁾	FC4h	ADRESH	FA4h	—	F84h	PORTE ⁽²⁾
FE3h	PLUSW1 ⁽³⁾	FC3h	ADRESL	FA3h		F83h	PORTD ⁽²⁾
FE2h	FSR1H	FC2h	ADCON0	FA2h	IPR2	F82h	PORTC
FE1h	FSR1L	FC1h	ADCON1	FA1h	PIR2	F81h	PORTB
FE0h	BSR	FC0h	_	FA0h	PIE2	F80h	PORTA

Note 1: Unimplemented registers are read as '0'.

2: This register is not available on PIC18F2X2 devices.

3: This is not a physical register.

TABLE 4-2: REGISTER FILE SUMMARY

TOSLTop-oSTKPTRSTHPCLATUPCLATUPCLATHHoldiPCLPC LTBLPTRUProgTBLPTRLProgTABLATProgPRODHProdPRODLProdINTCON2REINTCON3INTINDF0UsesPOSTINC0UsesPREINC0UsesPRUSWOUses	of-Stack KFUL 	mory Table P mory Table L ister High By ister Low Byt PEIE/GIEL INTEDG0 INT1IP s of FSR0 to a s of FSR0 to a s of FSR0 to a	OS<7:0>) 	Return Stack Holding Reg Program Me Byte (TBLPTF syte (TBLPTR INTOIE INTEDG2 INT2IE memory - val memory - val memory - val memory - val	RBIE INT1IE ue of FSR0 po ue of FSR0 po ue of FSR0 po ue of FSR0 po	20:16> ointer Upper TMR0IF TMR0IP 	Byte (TBLPT INT0IF — INT2IF ot a physical r ed (not a physical	RBIF RBIP INT1IF register) sical register)	0 0000 0000 0000 00-0 0000 0 0000 0000 0000 00 0000 0000 0000 0000 0000 0000 0000 0000 0000 xxxx xxxx xxxx xxxx 0000 000x 1111 -1-1 11-0 0-00 n/a n/a n/a	37 37 38 39 39 39 58 58 58 58 58 58 71 71		
TOSLTop-orSTKPTRSTHPCLATUPCLATHPCLATHHoldiPCLPC LTBLPTRUProgTBLPTRHProgTABLATProgPRODHProdPRODLProdINTCON2REINTCON3INTINDF0UsesPOSTINC0UsesPREINC0UsesPRUSWOUses	of-Stack KFUL 	Low Byte (T STKUNF ister for PC< (PC<7:0>) — mory Table P mory Table P mory Table L ister High By ister Low Byt PEIE/GIEL INTEDG0 INT1IP s of FSR0 to a s of FSR0 to a s of FSR0 to a s of FSR0 to a	OS<7:0>) 	Holding Reg Program Me Byte (TBLPTR yte (TBLPTR INTOIE INTEDG2 INT2IE memory - val memory - val memory - val memory - val	RBIE INT1IE ue of FSR0 po ue of FSR0 po ue of FSR0 po ue of FSR0 po	ointer Upper TMR0IF TMR0IP 	INT0IF — INT2IF ot a physical r ed (not a phys	RBIF RBIP INT1IF register) sical register)	0000 0000 00-0 0000 0 0000 0000 0000 0000 0000 0000 0000 0000 0000 xxxx xxxx xxxx xxxx 0000 000x 1111 -1-1 11-0 0-00 n/a n/a	37 38 39 39 39 58 58 58 58 71 75 76 77 50 50		
STKPTR STH PCLATU - PCLATH Holdi PCL PC L TBLPTRU - TBLPTRH Prog TBLPTRL Prog TABLAT Prog PRODH Prod INTCON2 REE INTCON3 INT INDF0 Uses POSTINC0 Uses PREINC0 Uses PLUSW0 Uses	KFUL 	STKUNF ister for PC<- (PC<7:0>) mory Table P mory Table P mory Table L ister High By ister Low Byt PEIE/GIEL INTEDG0 INT1IP s of FSR0 to a s of FSR0 to a s of FSR0 to a s of FSR0 to a s of FSR0 to a		Holding Reg Program Me Byte (TBLPTR yte (TBLPTR INTOIE INTEDG2 INT2IE memory - val memory - val memory - val memory - val	RBIE INT1IE ue of FSR0 po ue of FSR0 po ue of FSR0 po ue of FSR0 po	ointer Upper TMR0IF TMR0IP 	INT0IF — INT2IF ot a physical r ed (not a phys	RBIF RBIP INT1IF register) sical register)	00-0 0000 0 0000 0000 0000 00 0000 0000 0000 0000 0000 0000 0000 xxxx xxxx xxxx xxxx 0000 000x 1111 -1-1 11-0 0-00 n/a n/a	38 39 39 39 58 58 58 58 71 71 75 76 77 50 50		
PCLATU Holdi PCLATH Holdi PCL PC L TBLPTRU Prog TBLPTRH Prog TABLAT Prog PRODH Prod PRODL Prod INTCON2 RE INTCON3 INT INDF0 Uses POSTDEC0 Uses PREINC0 Uses PLUSW0 Uses	ding Regiling Re	ister for PC< (PC<7:0>) mory Table P mory Table P mory Table L ister High By ister Low Byt PEIE/GIEL INTEDG0 INT1IP s of FSR0 to a s of FSR0 to a s of FSR0 to a s of FSR0 to a s of FSR0 to a	bit21(2) ointer High E ointer Low B atch te e TMR0IE INTEDG1 address data address data address data address data	Holding Reg Program Me Byte (TBLPTR yte (TBLPTR INTOIE INTEDG2 INT2IE memory - val memory - val memory - val memory - val	RBIE INT1IE ue of FSR0 po ue of FSR0 po ue of FSR0 po ue of FSR0 po	ointer Upper TMR0IF TMR0IP 	INT0IF — INT2IF ot a physical r ed (not a phys	RBIF RBIP INT1IF register) sical register)	0 0000 0000 0000 00 0000 0000 0000 0000 0000 0000 0000 xxxx xxxx xxxx xxxx 0000 000x 1111 -1-1 11-0 0-00 n/a n/a	39 39 39 58 58 58 71 71 75 76 77 50		
PCLATH Holdi PCL PC L PCL PC L TBLPTRU Prog TBLPTRL Prog TBLPTRL Prog TBLODH Prod PRODH Prod INTCON2 RE INTCON3 INT INDF0 Uses POSTINC0 Uses PREINC0 Uses PLUSW0 Uses	Low Byte 	e (PC<7:0>) mory Table P mory Table P mory Table L ister High By ister Low Byt PEIE/GIEL INTEDG0 INT1IP s of FSR0 to a s of FSR0 to a s of FSR0 to a ts of FSR0 to a	bit21(2) ointer High E ointer Low B atch te e TMR0IE INTEDG1 address data address data address data address data	Program Me Byte (TBLPTF Syte (TBLPTR INTOIE INTEDG2 INT2IE memory - val memory - val memory - val memory - val	mory Table P R<15:8>) <7:0>) RBIE INT1IE ue of FSR0 po ue of FSR0 po ue of FSR0 po ue of FSR0 po	ointer Upper TMR0IF TMR0IP 	INT0IF — INT2IF ot a physical r ed (not a phys	RBIF RBIP INT1IF register) sical register)	0000 0000 0000 0000 00 0000 0000 0000 0000 0000 xxxx xxxx xxxx xxxx 0000 000x 1111 -1-1 11-0 0-00 n/a n/a	39 39 58 58 58 58 71 71 75 76 77 50		
PCLPC LTBLPTRU-TBLPTRHProgTBLPTRLProgTABLATProgPRODHProdPRODLProdINTCON2REINTCON3INTINDF0UsesPOSTINC0UsesPREINC0UsesPLUSW0UsesFSR0H-	Low Byte 	e (PC<7:0>) mory Table P mory Table P mory Table L ister High By ister Low Byt PEIE/GIEL INTEDG0 INT1IP s of FSR0 to a s of FSR0 to a s of FSR0 to a ts of FSR0 to a	bit21(2) ointer High E ointer Low B atch te e TMR0IE INTEDG1 address data address data address data address data	INTOIE INTEDG2 INTEIE memory - val memory - val memory - val memory - val	RBIE (7:0>) (7:0>) (NT1IE (NT1IE) (NT1E)	TMR0IF TMR0IP — ot changed (no ost-incremente st-decremente	INT0IF — INT2IF ot a physical r ed (not a phys	RBIF RBIP INT1IF register) sical register)	0000 0000 00 0000 0000 0000 0000 0000 xxxx xxxx xxxx xxxx 0000 000x 1111 -1-1 11-0 0-00 n/a n/a	39 58 58 58 58 71 71 75 76 77 50 50		
TBLPTRU Prog TBLPTRH Prog TBLPTRL Prog TABLAT Prog PRODH Prod PRODL Prod INTCON GIE/ INTCON3 INT INDF0 Uses POSTINC0 Uses PREINC0 Uses PLUSW0 Uses FSR0H -	gram Mer gram Mer gram Mer duct Reg duct Reg duct Reg duct Reg duct Reg duct Reg duct Reg duct Reg duct Reg duct Reg s content s content s content s content s content	mory Table P mory Table P mory Table L ister High By ister Low Byt PEIE/GIEL INTEDG0 INT1IP s of FSR0 to s of FSR0 to s of FSR0 to s of FSR0 to t s of FSR0 to	vointer High E lointer Low B atch te e TMR0IE INTEDG1 address data address data address data address data	INTOIE INTEDG2 INTEIE memory - val memory - val memory - val memory - val	RBIE (7:0>) (7:0>) (NT1IE (NT1IE) (NT1E)	TMR0IF TMR0IP — ot changed (no ost-incremente st-decremente	INT0IF — INT2IF ot a physical r ed (not a phys	RBIF RBIP INT1IF register) sical register)	00 0000 0000 0000 0000 0000 xxxx xxxx 0000 000x 1111 -1-1 11-0 0-00 n/a n/a	58 58 58 58 71 71 75 76 77 50 50		
TBLPTRH Prog TBLPTRL Prog TABLAT Prog PRODH Prod PRODL Prod INTCON GIE/ INTCON2 RE INTCON3 INT INDF0 Uses POSTINC0 Uses PRINC0 Uses PREINC0 Uses PLUSW0 Uses FSR0H O	gram Mei gram Mei duct Reg duct Reg duct Reg duct Reg duct Reg duct Reg duct Reg scottent s content s content s content s content s content	mory Table P mory Table L ister High By ister Low Byt PEIE/GIEL INTEDG0 INT1IP s of FSR0 to s of FSR0 to s of FSR0 to t s of FSR0 to	vointer High E lointer Low B atch te e TMR0IE INTEDG1 address data address data address data address data	INTOIE INTEDG2 INTEIE memory - val memory - val memory - val memory - val	RBIE (7:0>) (7:0>) (NT1IE (NT1IE) (NT1E)	TMR0IF TMR0IP — ot changed (no ost-incremente st-decremente	INT0IF — INT2IF ot a physical r ed (not a phys	RBIF RBIP INT1IF register) sical register)	0000 0000 0000 0000 xxxx xxxx 0000 000x 1111 -1-1 11-0 0-00 n/a n/a	58 58 58 71 71 75 76 77 50 50		
TBLPTRL Prog TABLAT Prog PRODH Prod PRODL Prod INTCON GIE/ INTCON2 RE INTCON3 INT INDF0 Uses POSTINC0 Uses PREINC0 Uses PLUSW0 Uses FSR0H -	gram Mei gram Mei duct Reg duct Reg duct Reg duct Reg duct Reg duct Reg duct Reg scottent s content s content s content s content s content	mory Table P mory Table L ister High By ister Low Byt PEIE/GIEL INTEDG0 INT1IP s of FSR0 to s of FSR0 to s of FSR0 to t s of FSR0 to	vointer Low B atch te e TMR0IE INTEDG1 address data address data address data address data	INTOIE INTEDG2 INTEDG2 INT2IE memory - val memory - val memory - val	<7:0>) RBIE INT1IE ue of FSR0 po ue of FSR0 po ue of FSR0 po ue of FSR0 po	TMR0IP — ot changed (no ost-incremente st-decremente	— INT2IF ot a physical r ed (not a phys	RBIP INT1IF register) sical register)	0000 0000 0000 0000 xxxx xxxx xxxx xxxx 0000 000x 1111 -1-1 11-0 0-00 n/a n/a	58 58 71 71 75 76 77 50 50		
TABLATProgPRODHProdPRODLProdINTCONGIE/INTCON2REINTCON3INTINDF0UsesPOSTINC0UsesPREINC0UsesPLUSW0UsesFSR0H-	gram Mei duct Reg duct Reg duct Reg duct Reg duct Reg duct Reg duct Reg duct Reg s content s content s content s content s content	mory Table L ister High By ister Low Byt PEIE/GIEL INTEDG0 INT1IP s of FSR0 to s of FSR0 to s of FSR0 to ts of FSR0 to	atch te e TMR0IE INTEDG1 address data address data address data address data	INT0IE INTEDG2 INT2IE memory - val memory - valu memory - valu memory - valu	RBIE INT1IE ue of FSR0 no ue of FSR0 po ue of FSR0 po ue of FSR0 pr	TMR0IP — ot changed (no ost-incremente st-decremente	— INT2IF ot a physical r ed (not a phys	RBIP INT1IF register) sical register)	0000 0000 xxxx xxxx 0000 000x 1111 -1-1 11-0 0-00 n/a n/a	58 71 71 75 76 77 50 50		
PRODH Prod PRODL Prod INTCON GIE/ INTCON2 RE INTCON3 IN INDF0 Uses POSTINC0 Uses POSTDEC0 Uses PREINC0 Uses PREINC0 Uses FSR0H -	duct Reg duct Reg duct Reg f/GIEH BPU T2IP s content s content s content s content s content	ister High By ister Low Byt PEIE/GIEL INTEDG0 INT1IP s of FSR0 to s of FSR0 to s of FSR0 to s of FSR0 to ts of FSR0 to	te e TMR0IE INTEDG1 address data address data address data address data address data	INTEDG2 INT2IE memory - val memory - valu memory - valu memory - valu	— INT1IE ue of FSR0 no ue of FSR0 po ue of FSR0 po ue of FSR0 pr	TMR0IP — ot changed (no ost-incremente st-decremente	— INT2IF ot a physical r ed (not a phys	RBIP INT1IF register) sical register)	xxxx xxxx xxxx xxxx 0000 000x 1111 -1-1 11-0 0-00 n/a n/a	71 71 75 76 77 50 50		
PRODL Prod INTCON GIE/ INTCON2 RE INTCON3 INT INDF0 Uses POSTINC0 Uses POSTDEC0 Uses PREINC0 Uses PLUSW0 Uses FSR0H -	duct Reg //GIEH BPU IT2IP s content s content s content s content s content	ister Low Byt PEIE/GIEL INTEDG0 INT1IP s of FSR0 to a s of FSR0 to a s of FSR0 to a s of FSR0 to a ts of FSR0 to a	e TMR0IE INTEDG1 	INTEDG2 INT2IE memory - val memory - valu memory - valu memory - valu	— INT1IE ue of FSR0 no ue of FSR0 po ue of FSR0 po ue of FSR0 pr	TMR0IP — ot changed (no ost-incremente st-decremente	— INT2IF ot a physical r ed (not a phys	RBIP INT1IF register) sical register)	xxxx xxxx 0000 000x 1111 -1-1 11-0 0-00 n/a n/a	71 75 76 77 50 50		
INTCON GIE/ INTCON2 RE INTCON3 INT INDF0 Uses POSTINC0 Uses POSTDEC0 Uses PREINC0 Uses PLUSW0 Uses Offse FSR0H -	GIEH BPU T2IP s content s content s content s content s content	PEIE/GIEL INTEDGO INT1IP s of FSR0 to a s of FSR0 to a s of FSR0 to a s of FSR0 to a ts of FSR0 to a	TMR0IE INTEDG1 address data address data address data address data address data	INTEDG2 INT2IE memory - val memory - valu memory - valu memory - valu	INT1IE ue of FSR0 no ue of FSR0 po ue of FSR0 po ue of FSR0 pr	TMR0IP — ot changed (no ost-incremente st-decremente	— INT2IF ot a physical r ed (not a phys	RBIP INT1IF register) sical register)	0000 000x 1111 -1-1 11-0 0-00 n/a n/a	75 76 77 50 50		
INTCON2 RE INTCON3 IN INDF0 Uses POSTINC0 Uses PREINC0 Uses PREINC0 Uses PLUSW0 Uses Offse FSR0H	BPU IT2IP s content s content s content s content s content	INTEDG0 INT1IP s of FSR0 to a s of FSR0 to a s of FSR0 to a ts of FSR0 to a ts of FSR0 to a	INTEDG1 — address data address data address data address data a address data	INTEDG2 INT2IE memory - val memory - valu memory - valu memory - valu	INT1IE ue of FSR0 no ue of FSR0 po ue of FSR0 po ue of FSR0 pr	TMR0IP — ot changed (no ost-incremente st-decremente	— INT2IF ot a physical r ed (not a phys	RBIP INT1IF register) sical register)	1111 -1-1 11-0 0-00 n/a n/a	76 77 50 50		
INTCON3 IN INDF0 Uses POSTINC0 Uses POSTDEC0 Uses PREINC0 Uses PLUSW0 Uses Offse FSR0H -	T2IP s content s content s content s content s content	INT1IP s of FSR0 to a s of FSR0 to a s of FSR0 to a s of FSR0 to a ts of FSR0 to a	— address data address data address data address data address data	INT2IE memory - val memory - val memory - valu memory - val	ue of FSR0 no ue of FSR0 po ue of FSR0 po ue of FSR0 pr	— ot changed (no ost-incremente st-decremente	ot a physical r ed (not a phys	INT1IF register) sical register)	11-0 0-00 n/a n/a	77 50 50		
INDF0 Uses POSTINC0 Uses POSTDEC0 Uses PREINC0 Uses PLUSW0 Uses Offse FSR0H	s content s content s content s content s content	s of FSR0 to a s of FSR0 to a s of FSR0 to a s of FSR0 to a ts of FSR0 to a	address data address data address data address data	memory - val memory - val memory - val memory - val	ue of FSR0 no ue of FSR0 po ue of FSR0 po ue of FSR0 pr	ost-incremente st-decremente	ot a physical r ed (not a phys	egister) sical register)	n/a n/a	50 50		
POSTINC0 Uses POSTDEC0 Uses PREINC0 Uses PLUSW0 Uses Offse FSR0H -	s content s content s content s conten	s of FSR0 to a s of FSR0 to a s of FSR0 to a ts of FSR0 to	address data address data address data address data	memory - valu memory - valu memory - valu	ue of FSR0 po ue of FSR0 po ue of FSR0 pr	st-incremente st-decremente	ed (not a phys	sical register)	n/a	50		
POSTDEC0 Uses PREINC0 Uses PLUSW0 Uses Offse FSR0H -	s content s content s conten	s of FSR0 to a s of FSR0 to a ts of FSR0 to	address data address data address dat	memory - valu memory - val	ue of FSR0 po ue of FSR0 pr	st-decremente		÷ .		-		
PREINC0 Uses PLUSW0 Uses Offse FSR0H -	s content s conten	s of FSR0 to a ts of FSR0 to	address data address dat	memory - val	ue of FSR0 pr		ed (not a phys	sical register)	n/o			
PLUSW0 Uses Offse FSR0H -	s conten	ts of FSR0 to	address dat	,		e-incremented	Uses contents of FSR0 to address data memory - value of FSR0 post-decremented (not a physical registe					
Offse FSR0H -				a memory - v			d (not a physi	cal register)	n/a	50		
					alue of FSRU	(not a physic	cal register).		n/a	50		
ESDOI India	_	—	—	—	Indirect Data	Memory Add	lress Pointer	0 High Byte	0000	50		
FSR0L Indire	ect Data	Memory Add	dress Pointer	r 0 Low Byte	was full-free	late and the second			xxxx xxxx	50		
WREG Work	king Reg	jister							xxxx xxxx	n/a		
INDF1 Uses	s conten	ts of FSR1 to	address dat	a memory - v	alue of FSR1	not changed	(not a physi	cal register)	n/a	50		
POSTINC1 Uses	s content	s of FSR1 to a	address data	memory - val	ue of FSR1 po	ost-incremente	ed (not a phys	sical register)	n/a	50		
POSTDEC1 Uses	s content	s of FSR1 to a	address data	memory - valu	ue of FSR1 po	st-decremente	ed (not a phys	sical register)	n/a	50		
PREINC1 Uses	Uses contents of FSR1 to address data memory - value of FSR1 pre-incremented (not a physical register)						cal register)	n/a	50			
	Uses contents of FSR1 to address data memory - value of FSR1 (not a physical register). Offset by value in WREG.						n/a	50				
FSR1H -	—	—	—	_	Indirect Data	Memory Add	lress Pointer	1 High Byte	0000	50		
FSR1L Indire	rect Data	Memory Add	dress Pointer	1 Low Byte					xxxx xxxx	50		
BSR -	—	—	_	—	Bank Select	Register			0000	49		
INDF2 Uses	s conten	ts of FSR2 to	address dat	a memory - v	alue of FSR2	not changed	(not a physi	cal register)	n/a	50		
POSTINC2 Uses	s content	s of FSR2 to a	address data	memory - val	ue of FSR2 po	ost-incremente	ed (not a phys	sical register)	n/a	50		
POSTDEC2 Uses	s content	s of FSR2 to a	address data	memory - valu	ue of FSR2 po	st-decremente	ed (not a phys	sical register)	n/a	50		
PREINC2 Uses	s content	s of FSR2 to	address data	memory - val	ue of FSR2 pr	e-incremented	d (not a physi	cal register)	n/a	50		
		ts of FSR2 to ue in WREG.		a memory - v	alue of FSR2	(not a physic	cal register).		n/a	50		
FSR2H -		_			Indirect Data	Memory Add	Iress Pointer	2 High Byte	0000	50		
FSR2L Indire	ect Data	Memory Add	dress Pointer	2 Low Byte					xxxx xxxx	50		
STATUS -	_	_	_	N	OV	Z	DC	С	x xxxx	52		
TMR0H Time	er0 Regis	ster High Byte	e				-		0000 0000	105		
TMR0L Time	er0 Regis	ster Low Byte)						xxxx xxxx	105		
TOCON TMP		T08BIT	TOCS	T0SE	PSA	T0PS2	T0PS1	T0PS0	1111 1111	103		

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition

RA6 and associated bits are configured as port pins in RCIO and ECIO Oscillator mode only and read '0' in all other Oscillator modes.
 Bit 21 of the TBLPTRU allows access to the device configuration bits.

3: These registers and bits are reserved on the PIC18F2X2 devices; always maintain these clear.

TABLE 4-2:	REGISTER FILE SUMMARY	(CONTINUED)

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
OSCCON	—	—	—	—	—	_	_	SCS	0	21
LVDCON	—	—	IRVST	LVDEN	LVDL3	LVDL2	LVDL1	LVDL0	00 0101	191
WDTCON	_	_	—	—		_		SWDTE	0	203
RCON	IPEN	_	_	RI	TO	PD	POR	BOR	01 11qq	53, 28, 84
TMR1H	Timer1 Reg	ister High Byt	e	•				•	xxxx xxxx	107
TMR1L	Timer1 Reg	ister Low Byte	Э						xxxx xxxx	107
T1CON	RD16	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0-00 0000	107
TMR2	Timer2 Reg	ister	•	•				•	0000 0000	111
PR2	Timer2 Peri	od Register							1111 1111	112
T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	111
SSPBUF	SSP Receiv	SSP Receive Buffer/Transmit Register							xxxx xxxx	125
SSPADD	SSP Addres	ss Register in	I ² C Slave me	ode. SSP Bau	ud Rate Reloa	ad Register in	I ² C Master	mode.	0000 0000	134
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	126
SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	127
SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	137
ADRESH	A/D Result Register High Byte							xxxx xxxx	187,188	
ADRESL	A/D Result Register Low Byte							xxxx xxxx	187,188	
ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON	0000 00-0	181
ADCON1	ADFM	ADCS2	—	_	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	182
CCPR1H	Capture/Co	mpare/PWM I	Register1 Hig	h Byte					xxxx xxxx	121, 123
CCPR1L	Capture/Co	mpare/PWM I	Register1 Lov	w Byte					xxxx xxxx	121, 123
CCP1CON	—	_	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	117
CCPR2H	Capture/Compare/PWM Register2 High Byte								xxxx xxxx	121, 123
CCPR2L	Capture/Compare/PWM Register2 Low Byte							xxxx xxxx	121, 123	
CCP2CON	—	—	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	117
TMR3H	Timer3 Register High Byte								xxxx xxxx	113
TMR3L	Timer3 Reg	ister Low Byte	e	r				r	xxxx xxxx	113
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	0000 0000	113
SPBRG	USART1 Ba	aud Rate Gen	erator						0000 0000	168
RCREG	USART1 Receive Register							0000 0000	175, 178, 180	
TXREG	USART1 Transmit Register						0000 0000	173, 176, 179		
TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	166
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	167
EEADR	Data EEPR	OM Address I	Register						0000 0000	65, 69
EEDATA	Data EEPR	OM Data Reg	ister						0000 0000	69
EECON2	Data EEPR	OM Control R	egister 2 (no	t a physical re	egister)					65, 69
EECON1	EEPGD	CFGS	—	FREE	WRERR	WREN	WR	RD	xx-0 x000	66

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition

RA6 and associated bits are configured as port pins in RCIO and ECIO Oscillator mode only and read '0' in all other Oscillator modes.
 Bit 21 of the TBLPTRU allows access to the device configuration bits.

3: These registers and bits are reserved on the PIC18F2X2 devices; always maintain these clear.

TABLE 4-2:	REGISTER FILE SUMMARY (CONTINUED)
------------	-----------------------------------

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
IPR2	_		_	EEIP	BCLIP	LVDIP	TMR3IP	CCP2IP	1 1111	83
PIR2	_	_	_	EEIF	BCLIF	LVDIF	TMR3IF	CCP2IF	0 0000	79
PIE2	_	_	_	EEIE	BCLIE	LVDIE	TMR3IE	CCP2IE	0 0000	81
IPR1	PSPIP ⁽³⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 1111	82
PIR1	PSPIF ⁽³⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	78
PIE1	PSPIE ⁽³⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	80
TRISE ⁽³⁾	IBF	OBF	IBOV	PSPMODE	_	Data Directio	on bits for PC	ORTE	0000 -111	98
TRISD ⁽³⁾	Data Directi	on Control Re	egister for PC	RTD					1111 1111	96
TRISC	Data Direction Control Register for PORTC									93
TRISB	Data Direction Control Register for PORTB									90
TRISA	_	TRISA6 ⁽¹⁾	Data Directi	on Control Re	gister for PO	RTA			-111 1111	87
LATE ⁽³⁾	_	—	_	_	_	Read PORT Write PORT		,	xxx	99
LATD ⁽³⁾	Read PORT	D Data Latch	, Write POR	TD Data Latch	า				xxxx xxxx	95
LATC	Read PORT	C Data Latch	, Write POR	TC Data Latch	l				xxxx xxxx	93
LATB	Read PORT	B Data Latch	, Write POR	TB Data Latch	1				xxxx xxxx	90
LATA	—	LATA6 ⁽¹⁾	Read PORT	A Data Latch,	Write PORT	A Data Latch	(1)		-xxx xxxx	87
PORTE ⁽³⁾	Read PORT	E pins, Write	PORTE Data	a Latch					000	99
PORTD ⁽³⁾	Read PORTD pins, Write PORTD Data Latch xxxx xxxx								95	
PORTC	Read PORT	C pins, Write	PORTC Dat	a Latch					xxxx xxxx	93
PORTB	Read PORT	B pins, Write	PORTB Data	a Latch					xxxx xxxx	90
PORTA	_	RA6 ⁽¹⁾	Read PORT	A pins, Write	PORTA Data	Latch ⁽¹⁾			-x0x 0000	87

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition

Note 1: RA6 and associated bits are configured as port pins in RCIO and ECIO Oscillator mode only and read '0' in all other Oscillator modes.

2: Bit 21 of the TBLPTRU allows access to the device configuration bits.

3: These registers and bits are reserved on the PIC18F2X2 devices; always maintain these clear.

4.10 Access Bank

The Access Bank is an architectural enhancement which is very useful for C compiler code optimization. The techniques used by the C compiler may also be useful for programs written in assembly.

This data memory region can be used for:

- Intermediate computational values
- · Local variables of subroutines
- Faster context saving/switching of variables
- Common variables
- Faster evaluation/control of SFRs (no banking)

The Access Bank is comprised of the upper 128 bytes in Bank 15 (SFRs) and the lower 128 bytes in Bank 0. These two sections will be referred to as Access RAM High and Access RAM Low, respectively. Figure 4-6 and Figure 4-7 indicate the Access RAM areas.

A bit in the instruction word specifies if the operation is to occur in the bank specified by the BSR register or in the Access Bank. This bit is denoted by the 'a' bit (for access bit).

When forced in the Access Bank (a = 0), the last address in Access RAM Low is followed by the first address in Access RAM High. Access RAM High maps the Special Function registers, so that these registers can be accessed without any software overhead. This is useful for testing status flags and modifying control bits.

4.11 Bank Select Register (BSR)

The need for a large general purpose memory space dictates a RAM banking scheme. The data memory is partitioned into sixteen banks. When using direct addressing, the BSR should be configured for the desired bank.

BSR<3:0> holds the upper 4 bits of the 12-bit RAM address. The BSR<7:4> bits will always read '0's, and writes will have no effect.


A MOVLB instruction has been provided in the instruction set to assist in selecting banks.

If the currently selected bank is not implemented, any read will return all '0's and all writes are ignored. The STATUS register bits will be set/cleared as appropriate for the instruction performed.

Each Bank extends up to FFh (256 bytes). All data memory is implemented as static RAM.

A MOVFF instruction ignores the BSR, since the 12-bit addresses are embedded into the instruction word.

Section 4.12 provides a description of indirect addressing, which allows linear addressing of the entire RAM space.



© 2002 Microchip Technology Inc.

4.12 Indirect Addressing, INDF and FSR Registers

Indirect addressing is a mode of addressing data memory, where the data memory address in the instruction is not fixed. An FSR register is used as a pointer to the data memory location that is to be read or written. Since this pointer is in RAM, the contents can be modified by the program. This can be useful for data tables in the data memory and for software stacks. Figure 4-9 shows the operation of indirect addressing. This shows the moving of the value to the data memory address specified by the value of the FSR register.

Indirect addressing is possible by using one of the INDF registers. Any instruction using the INDF register actually accesses the register pointed to by the File Select Register, FSR. Reading the INDF register itself, indirectly (FSR = 0), will read 00h. Writing to the INDF register indirectly, results in a no operation. The FSR register contains a 12-bit address, which is shown in Figure 4-10.

The INDFn register is not a physical register. Addressing INDFn actually addresses the register whose address is contained in the FSRn register (FSRn is a pointer). This is indirect addressing.

Example 4-4 shows a simple use of indirect addressing to clear the RAM in Bank1 (locations 100h-1FFh) in a minimum number of instructions.

EXAMPLE 4-4: HOW TO CLEAR RAM (BANK1) USING INDIRECT ADDRESSING

	LFSR	FSR0 ,0x100	;
NEXT	CLRF	POSTINC0	; Clear INDF
			; register and
			; inc pointer
	BTFSS	FSROH, 1	; All done with
			; Bank1?
	GOTO	NEXT	; NO, clear next
CONTINU	JE		; YES, continue

There are three indirect addressing registers. To address the entire data memory space (4096 bytes), these registers are 12-bit wide. To store the 12-bits of addressing information, two 8-bit registers are required. These indirect addressing registers are:

- 1. FSR0: composed of FSR0H:FSR0L
- 2. FSR1: composed of FSR1H:FSR1L
- 3. FSR2: composed of FSR2H:FSR2L

In addition, there are registers INDF0, INDF1 and INDF2, which are not physically implemented. Reading or writing to these registers activates indirect addressing, with the value in the corresponding FSR register being the address of the data. If an instruction writes a value to INDF0, the value will be written to the address pointed to by FSR0H:FSR0L. A read from INDF1 reads

the data from the address pointed to by FSR1H:FSR1L. INDFn can be used in code anywhere an operand can be used.

If INDF0, INDF1 or INDF2 are read indirectly via an FSR, all '0's are read (zero bit is set). Similarly, if INDF0, INDF1 or INDF2 are written to indirectly, the operation will be equivalent to a NOP instruction and the STATUS bits are not affected.

4.12.1 INDIRECT ADDRESSING OPERATION

Each FSR register has an INDF register associated with it, plus four additional register addresses. Performing an operation on one of these five registers determines how the FSR will be modified during indirect addressing.

When data access is done to one of the five INDFn locations, the address selected will configure the FSRn register to:

- Do nothing to FSRn after an indirect access (no change) INDFn
- Auto-decrement FSRn after an indirect access (post-decrement) - POSTDECn
- Auto-increment FSRn after an indirect access (post-increment) POSTINCn
- Auto-increment FSRn before an indirect access (pre-increment) PREINCn
- Use the value in the WREG register as an offset
- to FSRn. Do not modify the value of the WREG or the FSRn register after an indirect access (no change) - PLUSWn

When using the auto-increment or auto-decrement features, the effect on the FSR is not reflected in the STATUS register. For example, if the indirect address causes the FSR to equal '0', the Z bit will not be set.

Incrementing or decrementing an FSR affects all 12 bits. That is, when FSRnL overflows from an increment, FSRnH will be incremented automatically.


Adding these features allows the FSRn to be used as a stack pointer, in addition to its uses for table operations in data memory.

Each FSR has an address associated with it that performs an indexed indirect access. When a data access to this INDFn location (PLUSWn) occurs, the FSRn is configured to add the signed value in the WREG register and the value in FSR to form the address before an indirect access. The FSR value is not changed.


If an FSR register contains a value that points to one of the INDFn, an indirect read will read 00h (zero bit is set), while an indirect write will be equivalent to a NOP (STATUS bits are not affected).

If an indirect addressing operation is done where the target address is an FSRnH or FSRnL register, the write operation will dominate over the pre- or post-increment/decrement functions.

FIGURE 4-9: INDIRECT ADDRESSING OPERATION







4.13 STATUS Register

The STATUS register, shown in Register 4-2, contains the arithmetic status of the ALU. The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC, C, OV, or N bits, then the write to these five bits is disabled. These bits are set or cleared according to the device logic. Therefore, the result of an instruction with the STATUS register as destination may be different than intended. For example, CLRF STATUS will clear the upper three bits and set the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF, MOVFF and MOVWF instructions are used to alter the STATUS register, because these instructions do not affect the Z, C, DC, OV, or N bits from the STATUS register. For other instructions not affecting any status bits, see Table 20-2.

Note:	The C and DC bits operate as a borrow and
	digit borrow bit respectively, in subtraction.

REGISTER 4-2: STATUS REGISTER

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	—	Ν	OV	Z	DC	С
bit 7							bit 0

bit 7-5 Unimplemented: Read as '0'

bit 4	N: Negative bit This bit is used for signed arithmetic (2's complement). It indicates whether the result was negative (ALU MSB = 1).								
	1 = Result was neg 0 = Result was pos								
bit 3	 OV: Overflow bit This bit is used for signed arithmetic (2's complement). It indicates an overflow of the 7-bit magnitude, which causes the sign bit (bit7) to change state. 1 = Overflow occurred for signed arithmetic (in this arithmetic operation) 0 = No overflow occurred 								
bit 2	Z: Zero bit								
		n arithmetic or logic operation n arithmetic or logic operation							
bit 1	DC: Digit carry/borrow bit								
	For ADDWF, ADDLW, SUBLW, and SUBWF instructions								
		m the 4th low order bit of the om the 4th low order bit of the							
	comple	row, the polarity is reversed ment of the second operand with either the bit 4 or bit 3 of	I. For rotate (RRF, RLE						
bit 0	C: Carry/borrow bi	t .W, SUBLW, and SUBWF instr	uctions						
		m the Most Significant bit of om the Most Significant bit o							
	comple	row, the polarity is reversed ment of the second operand with either the high or low o	I. For rotate (RRF, RLE	r) instructions, this bit is					
	Legend:								
	R = Readable bit	W = Writable bit	U = Unimplemented	d bit, read as '0'					
	- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					

4.14 RCON Register

The Reset Control (RCON) register contains flag bits that allow differentiation between the sources of a device RESET. These flags include the TO, PD, POR, BOR and RI bits. This register is readable and writable.

- Note 1: If the BOREN configuration bit is set (Brown-out Reset enabled), the BOR bit is '1' on a Power-on Reset. After a Brownout Reset has occurred, the BOR bit will be cleared, and must be set by firmware to indicate the occurrence of the next Brown-out Reset.
 - 2: It is recommended that the POR bit be set after a Power-on Reset has been detected, so that subsequent Power-on Resets may be detected.

REGISTER 4-3: RCON REGISTER

R/W-0	U-0	U-0	R/W-1	R-1	R-1	R/W-0	R/W-0
IPEN	—	—	RI	TO	PD	POR	BOR
bit 7							bit 0

- bit 7 **IPEN:** Interrupt Priority Enable bit
 - 1 = Enable priority levels on interrupts
 - 0 = Disable priority levels on interrupts (16CXXX Compatibility mode)
- bit 6-5 **Unimplemented:** Read as '0'
- bit 4 RI: RESET Instruction Flag bit
 - 1 = The RESET instruction was not executed
 - 0 = The RESET instruction was executed causing a device RESET
 - (must be set in software after a Brown-out Reset occurs)
- bit 3 **TO:** Watchdog Time-out Flag bit
 - 1 = After power-up, CLRWDT instruction, or SLEEP instruction
 - 0 = A WDT time-out occurred
- bit 2 **PD:** Power-down Detection Flag bit
 - 1 = After power-up or by the CLRWDT instruction
 - 0 = By execution of the SLEEP instruction
- bit 1 **POR:** Power-on Reset Status bit
 - 1 = A Power-on Reset has not occurred
 - 0 = A Power-on Reset occurred
 - (must be set in software after a Power-on Reset occurs)

bit 0 BOR: Brown-out Reset Status bit

- 1 = A Brown-out Reset has not occurred
- 0 = A Brown-out Reset occurred (must be set in software after a Brown-out Reset occurs)

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

PIC18FXX2

NOTES:

5.0 FLASH PROGRAM MEMORY

The FLASH Program Memory is readable, writable, and erasable during normal operation over the entire VDD range.

A read from program memory is executed on one byte at a time. A write to program memory is executed on blocks of 8 bytes at a time. Program memory is erased in blocks of 64 bytes at a time. A bulk erase operation may not be issued from user code.

Writing or erasing program memory will cease instruction fetches until the operation is complete. The program memory cannot be accessed during the write or erase, therefore, code cannot execute. An internal programming timer terminates program memory writes and erases.

A value written to program memory does not need to be a valid instruction. Executing a program memory location that forms an invalid instruction results in a NOP.

5.1 Table Reads and Table Writes

In order to read and write program memory, there are two operations that allow the processor to move bytes between the program memory space and the data RAM:

- Table Read (TBLRD)
- Table Write (TBLWT)

The program memory space is 16-bits wide, while the data RAM space is 8-bits wide. Table Reads and Table Writes move data between these two memory spaces through an 8-bit register (TABLAT).

Table Read operations retrieve data from program memory and places it into the data RAM space. Figure 5-1 shows the operation of a Table Read with program memory and data RAM.


Table Write operations store data from the data memory space into holding registers in program memory. The procedure to write the contents of the holding registers into program memory is detailed in Section 5.5, "Writing to FLASH Program Memory". Figure 5-2 shows the operation of a Table Write with program memory and data RAM.

Table operations work with byte entities. A table block containing data, rather than program instructions, is not required to be word aligned. Therefore, a table block can start and end at any byte address. If a Table Write is being used to write executable code into program memory, program instructions will need to be word aligned.

Table Pointer⁽¹⁾ Instruction: TBLRD* Table Pointer⁽¹⁾ Program Memory TBLPTRU TBLPTRH TBLPTRU TBLPTRH TBLPTRU TBLPTRH TBLPTRU TBLPTRH TBLPTRU TABLAT TABLE Read of the program Memory Table Latch (8-bit) TABLAT TABLAT Vote 1: Table Pointer points to a byte in program memory.

FIGURE 5-1: TABLE READ OPERATION

FIGURE 5-2: TABLE WRITE OPERATION



5.2 Control Registers

Several control registers are used in conjunction with the TBLRD and TBLWT instructions. These include the:

- EECON1 register
- EECON2 register
- TABLAT register
- TBLPTR registers

5.2.1 EECON1 AND EECON2 REGISTERS

EECON1 is the control register for memory accesses.

EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the memory write and erase sequences.

Control bit EEPGD determines if the access will be a program or data EEPROM memory access. When clear, any subsequent operations will operate on the data EEPROM memory. When set, any subsequent operations will operate on the program memory.

Control bit CFGS determines if the access will be to the configuration registers or to program memory/data EEPROM memory. When set, subsequent operations will operate on configuration registers, regardless of EEPGD (see "Special Features of the CPU", Section 19.0). When clear, memory selection access is determined by EEPGD.

The FREE bit, when set, will allow a program memory erase operation. When the FREE bit is set, the erase operation is initiated on the next WR command. When FREE is clear, only writes are enabled.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a MCLR Reset or a WDT Time-out Reset during normal operation. In these situations, the user can check the WRERR bit and rewrite the location. It is necessary to reload the data and address registers (EEDATA and EEADR), due to RESET values of zero.

Control bit WR initiates write operations. This bit cannot be cleared, only set, in software. It is cleared in hardware at the completion of the write operation. The inability to clear the WR bit in software prevents the accidental or premature termination of a write operation.

Note: Interrupt flag bit EEIF, in the PIR2 register, is set when the write is complete. It must be cleared in software.

REGISTER 5-1: EECON1 REGISTER (ADDRESS FA6h)

	R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0		
	EEPGD	CFGS	_	FREE	WRERR	WREN	WR	RD		
	bit 7							bit 0		
bit 7	EEPGD: FI	LASH Progr	am or Data	EEPROM N	Memory Select	bit				
		SFLASH Pro	•	•						
bit 6	CFGS: FLA	ASH Program	m/Data EE	or Configura	ation Select bit					
	1 = Access Configuration registers 0 = Access FLASH Program or Data EEPROM memory									
bit 5		ented: Rea	-							
bit 4	-	ASH Row Er		bit						
	 1 = Erase the program memory row addressed by TBLPTR on the next WR command (cleared by completion of erase operation) 0 = Perform write only 									
bit 3		LASH Prog	ram/Data E	E Error Flag	ı bit					
	1 = A write (any RE	operation is	s premature g self-timed	ly terminate programmir	•	eration)				
	Note: Wh	-	RR occurs, t	the EEPGD	and CFGS bits	are not cle	eared. This	allows		
bit 2	WREN: FL	ASH Progra	am/Data EE	Write Enab	le bit					
		write cycles write to the								
bit 1	WR: Write	Control bit								
	 1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle. (The operation is self timed and the bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.) 0 = Write cycle to the EEPROM is complete 									
bit 0		-		Complete						
Dit U	 RD: Read Control bit 1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared) in software. RD bit cannot be set when EEPGD = 1.) 0 = Does not initiate an EEPROM read 									

W = Writable bit

'1' = Bit is set

R = Readable bit

- n = Value at POR

x = Bit is unknown

U = Unimplemented bit, read as '0'

'0' = Bit is cleared

5.2.2 TABLAT - TABLE LATCH REGISTER

The Table Latch (TABLAT) is an 8-bit register mapped into the SFR space. The Table Latch is used to hold 8-bit data during data transfers between program memory and data RAM.

5.2.3 TBLPTR - TABLE POINTER REGISTER

The Table Pointer (TBLPTR) addresses a byte within the program memory. The TBLPTR is comprised of three SFR registers: Table Pointer Upper Byte, Table Pointer High Byte and Table Pointer Low Byte (TBLPTRU:TBLPTRH:TBLPTRL). These three registers join to form a 22-bit wide pointer. The low order 21 bits allow the device to address up to 2 Mbytes of program memory space. The 22nd bit allows access to the Device ID, the User ID and the Configuration bits.

The table pointer, TBLPTR, is used by the TBLRD and TBLWT instructions. These instructions can update the TBLPTR in one of four ways based on the table operation. These operations are shown in Table 5-1. These operations on the TBLPTR only affect the low order 21 bits.

5.2.4 TABLE POINTER BOUNDARIES

TBLPTR is used in reads, writes, and erases of the FLASH program memory.

When a TBLRD is executed, all 22 bits of the Table Pointer determine which byte is read from program memory into TABLAT.

When a TBLWT is executed, the three LSbs of the Table Pointer (TBLPTR<2:0>) determine which of the eight program memory holding registers is written to. When the timed write to program memory (long write) begins, the 19 MSbs of the Table Pointer, TBLPTR (TBLPTR<21:3>), will determine which program memory block of 8 bytes is written to. For more detail, see Section 5.5 ("Writing to FLASH Program Memory").


When an erase of program memory is executed, the 16 MSbs of the Table Pointer (TBLPTR<21:6>) point to the 64-byte block that will be erased. The Least Significant bits (TBLPTR<5:0>) are ignored.

Figure 5-3 describes the relevant boundaries of TBLPTR based on FLASH program memory operations.

TABLE 5-1: TABLE POINTER OPERATIONS WITH TBLRD AND TBLWT INSTRUCTIONS

Example	Operation on Table Pointer
TBLRD* TBLWT*	TBLPTR is not modified
TBLRD*+ TBLWT*+	TBLPTR is incremented after the read/write
TBLRD*- TBLWT*-	TBLPTR is decremented after the read/write
TBLRD+* TBLWT+*	TBLPTR is incremented before the read/write

FIGURE 5-3: TABLE POINTER BOUNDARIES BASED ON OPERATION




5.3 Reading the FLASH Program Memory

The TBLRD instruction is used to retrieve data from program memory and place into data RAM. Table Reads from program memory are performed one byte at a time. TBLPTR points to a byte address in program space. Executing TBLRD places the byte pointed to into TABLAT. In addition, TBLPTR can be modified automatically for the next Table Read operation.

The internal program memory is typically organized by words. The Least Significant bit of the address selects between the high and low bytes of the word. Figure 5-4 shows the interface between the internal program memory and the TABLAT.

FIGURE 5-4: READS FROM FLASH PROGRAM MEMORY



EXAMPLE 5-1: READING A FLASH PROGRAM MEMORY WORD

M M M M	IOVLW CODE_ADDR_UPPER IOVWF TBLPTRU IOVLW CODE_ADDR_HIGH IOVWF TBLPTRH IOVLW CODE_ADDR_LOW IOVWF TBLPTRL	'	Load TBLPTR with the base address of the word
READ WORD			
_ т	BLRD*+	;	read into TABLAT and increment
М	10VF TABLAT, W	;	get data
М	10VWF WORD_EVEN		
Т	BLRD*+	;	read into TABLAT and increment
M	10VF TABLAT, W	;	get data
М	10VWF WORD_ODD		

5.4 Erasing FLASH Program memory

The minimum erase block is 32 words or 64 bytes. Only through the use of an external programmer, or through ICSP control can larger blocks of program memory be bulk erased. Word erase in the FLASH array is not supported.

When initiating an erase sequence from the microcontroller itself, a block of 64 bytes of program memory is erased. The Most Significant 16 bits of the TBLPTR<21:6> point to the block being erased. TBLPTR<5:0> are ignored.

The EECON1 register commands the erase operation. The EEPGD bit must be set to point to the FLASH program memory. The WREN bit must be set to enable write operations. The FREE bit is set to select an erase operation.

For protection, the write initiate sequence for EECON2 must be used.

A long write is necessary for erasing the internal FLASH. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer.

5.4.1 FLASH PROGRAM MEMORY ERASE SEQUENCE

The sequence of events for erasing a block of internal program memory location is:

- 1. Load table pointer with address of row being erased.
- Set EEPGD bit to point to program memory, clear CFGS bit to access program memory, set WREN bit to enable writes, and set FREE bit to enable the erase.
- 3. Disable interrupts.
- 4. Write 55h to EECON2.
- 5. Write AAh to EECON2.
- 6. Set the WR bit. This will begin the row erase cycle.
- 7. The CPU will stall for duration of the erase (about 2 ms using internal timer).
- 8. Re-enable interrupts.

EXAMPLE 5-2: ERASING A FLASH PROGRAM MEMORY ROW

	MOVLW MOVWF MOVLW MOVWF MOVLW MOVWF	CODE_ADDR_UPPER TBLPTRU CODE_ADDR_HIGH TBLPTRH CODE_ADDR_LOW TBLPTRL	; load TBLPTR with the base ; address of the memory block
ERASE_ROW	MOVWF	TREFIRE	
_	BSF	EECON1,EEPGD	; point to FLASH program memory
	BCF	EECON1,CFGS	; access FLASH program memory
	BSF	EECON1,WREN	; enable write to memory
	BSF	EECON1, FREE	; enable Row Erase operation
	BCF	INTCON,GIE	; disable interrupts
	MOVLW	55h	
Required	MOVWF	EECON2	; write 55h
Sequence	MOVLW	AAh	
	MOVWF	EECON2	; write AAh
	BSF	EECON1,WR	; start erase (CPU stall)
	BSF	INTCON, GIE	; re-enable interrupts

5.5 Writing to FLASH Program Memory

The minimum programming block is 4 words or 8 bytes. Word or byte programming is not supported.

Table Writes are used internally to load the holding registers needed to program the FLASH memory. There are 8 holding registers used by the Table Writes for programming.


Since the Table Latch (TABLAT) is only a single byte, the TBLWT instruction has to be executed 8 times for each programming operation. All of the Table Write

operations will essentially be short writes, because only the holding registers are written. At the end of updating 8 registers, the EECON1 register must be written to, to start the programming operation with a long write.

The long write is necessary for programming the internal FLASH. Instruction execution is halted while in a long write cycle. The long write will be terminated by the internal programming timer.

The EEPROM on-chip timer controls the write time. The write/erase voltages are generated by an on-chip charge pump rated to operate over the voltage range of the device for byte or word operations.

FIGURE 5-5: TABLE WRITES TO FLASH PROGRAM MEMORY



5.5.1 FLASH PROGRAM MEMORY WRITE SEQUENCE

The sequence of events for programming an internal program memory location should be:

- 1. Read 64 bytes into RAM.
- 2. Update data values in RAM as necessary.
- 3. Load Table Pointer with address being erased.
- 4. Do the row erase procedure.
- 5. Load Table Pointer with address of first byte being written.
- 6. Write the first 8 bytes into the holding registers with auto-increment (TBLWT*+ or TBLWT+*).
- Set EEPGD bit to point to program memory, clear the CFGS bit to access program memory, and set WREN to enable byte writes.
- 8. Disable interrupts.
- 9. Write 55h to EECON2.

- 10. Write AAh to EECON2.
- 11. Set the WR bit. This will begin the write cycle.
- 12. The CPU will stall for duration of the write (about 2 ms using internal timer).
- 13. Re-enable interrupts.
- 14. Repeat steps 6-14 seven times, to write 64 bytes.
- 15. Verify the memory (Table Read).

This procedure will require about 18 ms to update one row of 64 bytes of memory. An example of the required code is given in Example 5-3.

Note: Before setting the WR bit, the table pointer address needs to be within the intended address range of the 8 bytes in the holding registers.

EXAMPLE 5-3: WRITING TO FLASH PROGRAM MEMORY

	00			
	MOVLW	D'64	;	number of bytes in erase block
	MOVWF	COUNTER		
	MOVLW	BUFFER_ADDR_HIGH	;	point to buffer
	MOVWF	FSR0H		
	MOVLW	BUFFER_ADDR_LOW		
	MOVWF	FSROL		
	MOVLW	CODE_ADDR_UPPER		Load TBLPTR with the base
	MOVWF	TBLPTRU	;	address of the memory block
	MOVLW	CODE_ADDR_HIGH		
	MOVWF	TBLPTRH		
	MOVLW	CODE_ADDR_LOW		
	MOVWF	TBLPTRL		
READ_BLOC	TBLRD*+			read into TABLAT, and inc
				-
	MOVF	TABLAT, W		get data
	MOVWF	POSTINCO COUNTER		store data done?
	BRA		-	
MODIFY WO		READ_BLOCK	i	repeat
MODIFI_WC		DATA ADDR HIGH		point to buffer
	MOVUW	FSR0H	,	point to builter
	MOVLW	DATA ADDR LOW		
	MOVUW	FSROL		
	MOVLW	NEW DATA LOW		update buffer word
	MOVWF	POSTINCO	'	apaace ballel word
	MOVLW	NEW DATA HIGH		
	MOVWF	INDF0		
ERASE BLC				
Didibi_Did	MOVLW	CODE ADDR UPPER		load TBLPTR with the base
	MOVWF	TBLPTRU		address of the memory block
	MOVLW	CODE ADDR HIGH	,	didiebb of the memory brock
	MOVWF	TBLPTRH		
	MOVLW	CODE ADDR LOW		
	MOVWF	TBLPTRL		
	BSF	EECON1, EEPGD	;	point to FLASH program memory
	BCF	EECON1,CFGS		access FLASH program memory
	BSF	EECON1, WREN		enable write to memory
	BSF	EECON1, FREE		enable Row Erase operation
	BCF	INTCON, GIE		disable interrupts
	MOVLW	55h		
	MOVWF	EECON2	;	write 55h
	MOVLW	AAh		
	MOVWF	EECON2	;	write AAh
	BSF	EECON1,WR	;	start erase (CPU stall)
	BSF	INTCON, GIE		re-enable interrupts
	TBLRD*-		;	dummy read decrement
WRITE_BUE	FER_BACK			
	MOVLW	8	;	number of write buffer groups of 8 bytes
	MOVWF	COUNTER_HI		
	MOVLW	BUFFER_ADDR_HIGH	;	point to buffer
	MOVWF	FSR0H		
	MOVLW	BUFFER_ADDR_LOW		
	MOVWF	FSROL		
PROGRAM_I	LOOP			
	MOVLW	8	;	number of bytes in holding register
	MOVWF	COUNTER		
WRITE_WOF	RD_TO_HREG	S		
	MOVF	POSTINCO, W		get low byte of buffer data
	MOVWF	TABLAT		present data to table latch
	TBLWT+*	*		write data, perform a short write
				to internal TBLWT holding register.
		COUNTER	;	loop until buffers are full
	BRA	WRITE_WORD_TO_HREGS		
1				

EXAMPLE 5-3: WRITING TO FLASH PROGRAM MEMORY (CONTINUED)

PROGRAM_ME	MORY			
	BSF	EECON1, EEPGD	;	point to FLASH program memory
	BCF	EECON1,CFGS	;	access FLASH program memory
	BSF	EECON1,WREN	;	enable write to memory
	BCF	INTCON, GIE	;	disable interrupts
	MOVLW	55h		
Required	MOVWF	EECON2	;	write 55h
Sequence	MOVLW	AAh		
	MOVWF	EECON2	;	write AAh
	BSF	EECON1,WR	;	start program (CPU stall)
	BSF	INTCON, GIE	;	re-enable interrupts
	DECFSZ	COUNTER_HI	;	loop until done
	BRA	PROGRAM_LOOP		
	BCF	EECON1,WREN	;	disable write to memory
1				

5.5.2 WRITE VERIFY

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

5.5.3 UNEXPECTED TERMINATION OF WRITE OPERATION

If a write is terminated by an unplanned event, such as loss of power or an unexpected RESET, the memory location just programmed should be verified and reprogrammed if needed. The WRERR bit is set when a write operation is interrupted by a MCLR Reset, or a WDT Time-out Reset during normal operation. In these situations, users can check the WRERR bit and rewrite the location.

5.5.4 PROTECTION AGAINST SPURIOUS WRITES

To protect against spurious writes to FLASH program memory, the write initiate sequence must also be followed. See "Special Features of the CPU" (Section 19.0) for more detail.

5.6 FLASH Program Operation During Code Protection

See "Special Features of the CPU" (Section 19.0) for details on code protection of FLASH program memory.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on All Other RESETS
FF8h	TBLPTRU	—	_	bit21	Program Memory Table Pointer Upper Byte (TBLPTR<20:16>)					00 0000	00 0000
FF7h	TBPLTRH	Program I	Program Memory Table Pointer High Byte (TBLPTR<15:8>)							0000 0000	0000 0000
FF6h	TBLPTRL	Program I	Program Memory Table Pointer High Byte (TBLPTR<7:0>)							0000 0000	0000 0000
FF5h	TABLAT	Program I	Program Memory Table Latch								0000 0000
FF2h	INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTE	RBIE	TMR0IF	INTF	RBIF	0000 000x	0000 000u
FA7h	EECON2	EEPROM	EEPROM Control Register2 (not a physical register)							_	_
FA6h	EECON1	EEPGD	CFGS	_	FREE	WRERR	WREN	WR	RD	xx-0 x000	uu-0 u000
FA2h	IPR2		—	—	EEIP	BCLIP	LVDIP	TMR3IP	CCP2IP	1 1111	1 1111
FA1h	PIR2	_	_	_	EEIF	BCLIF	LVDIF	TMR3IF	CCP2IF	0 0000	0 0000
FA0h	PIE2		_	_	EEIE	BCLIE	LVDIE	TMR3IE	CCP2IE	0 0000	0 0000

TABLE 5-2: REGISTERS ASSOCIATED WITH PROGRAM FLASH MEMORY

Legend: x = unknown, u = unchanged, r = reserved, - = unimplemented read as '0'. Shaded cells are not used during FLASH/EEPROM access.

PIC18FXX2

NOTES:

6.0 DATA EEPROM MEMORY

The Data EEPROM is readable and writable during normal operation over the entire VDD range. The data memory is not directly mapped in the register file space. Instead, it is indirectly addressed through the Special Function Registers (SFR).

There are four SFRs used to read and write the program and data EEPROM memory. These registers are:

- EECON1
- EECON2
- EEDATA
- EEADR

The EEPROM data memory allows byte read and write. When interfacing to the data memory block, EEDATA holds the 8-bit data for read/write and EEADR holds the address of the EEPROM location being accessed. These devices have 256 bytes of data EEPROM with an address range from 0h to FFh.

The EEPROM data memory is rated for high erase/ write cycles. A byte write automatically erases the location and writes the new data (erase-before-write). The write time is controlled by an on-chip timer. The write time will vary with voltage and temperature, as well as from chip to chip. Please refer to parameter D122 (Electrical Characteristics, Section 22.0) for exact limits.

6.1 EEADR

The address register can address up to a maximum of 256 bytes of data EEPROM.

6.2 EECON1 and EECON2 Registers

EECON1 is the control register for EEPROM memory accesses.

EECON2 is not a physical register. Reading EECON2 will read all '0's. The EECON2 register is used exclusively in the EEPROM write sequence.

Control bits RD and WR initiate read and write operations, respectively. These bits cannot be cleared, only set, in software. They are cleared in hardware at the completion of the read or write operation. The inability to clear the WR bit in software prevents the accidental or premature termination of a write operation.

The WREN bit, when set, will allow a write operation. On power-up, the WREN bit is clear. The WRERR bit is set when a write operation is interrupted by a MCLR Reset, or a WDT Time-out Reset during normal operation. In these situations, the user can check the WRERR bit and rewrite the location. It is necessary to reload the data and address registers (EEDATA and EEADR), due to the RESET condition forcing the contents of the registers to zero.

Note: Interrupt flag bit, EEIF in the PIR2 register, is set when write is complete. It must be cleared in software.

EEPGD CFGS — FREE WRERR WREN WR RE				-	-							
bit 7 bit 7 EEPGD: FLASH Program or Data EEPROM Memory Select bit 1 = Access FLASH Program memory 0 = Access Data EEPROM memory bit 6 CFGS: FLASH Program/Data EE or Configuration Select bit 1 = Access Configuration or Calibration registers 0 = Access FLASH Program or Data EEPROM memory bit 5 Unimplemented: Read as '0' bit 4 FREE: FLASH Row Erase Enable bit 1 = Erase the program memory row addressed by TBLPTR on the next WR command (leared by completion of erase operation) 0 = Perform write only bit 3 WRERR: FLASH Program/Data EE Error Flag bit 1 = A write operation is prematurely terminated (any MCLR or any WDT Reset during self-timed programming in normal operation) 0 = The write operation completed Note: When a WRERR occurs, the EEPGD or FREE bits are not cleared. This allows tra of the error condition. bit 2 WREN: FLASH Program/Data EE Write Enable bit 1 = Allows write cycles 0 = Inhibits write to the EEPROM 0 = Inhibits write to the EEPROM erase/write cycle or a program memory erase cycle or write cycle for the EEPROM erase/write cycle or a program memory erase cycle or write cycle to the EEPROM is coleared by hardware once write is complete. WR bit can only be set (not cleared) in so		R/W-x	R/W-x	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0			
 bit 7 EEPGD: FLASH Program or Data EEPROM Memory Select bit Access FLASH Program memory Access Data EEPROM memory bit 6 CFGS: FLASH Program/Data EE or Configuration Select bit Access Configuration or Calibration registers Access FLASH Program or Data EEPROM memory bit 6 CFGS: FLASH Program or Data EEPROM memory bit 5 Unimplemented: Read as '0' bit 4 FREE: FLASH Row Erase Enable bit Erase the program memory row addressed by TBLPTR on the next WR command (cleared by completion of erase operation) Perform write only bit 3 WRERR: FLASH Program/Data EE Error Flag bit A write operation is prematurely terminated (any MCLR or any WDT Reset during self-timed programming in normal operation) The write operation completed Note: When a WRERR occurs, the EEPGD or FREE bits are not cleared. This allows trading the error condition. bit 2 WREN: FLASH Program/Data EE Write Enable bit Allows write cycles Inhibits write to the EEPROM bit 1 WR: Write Control bit Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle for the error completed is software.) WR bit can only be set (not cleared) in software.) Write cycle to the EEPROM is complete bit 0 RD: Read Control bit Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared in software. RD bit cannot be set when EEPGD = 1.) 		EEPGD	CFGS		FREE	WRERR	WREN	WR	RD			
 1 = Access FLASH Program memory 0 = Access Data EEPROM memory bit 6 CFGS: FLASH Program/Data EE or Configuration Select bit 1 = Access Configuration or Calibration registers 0 = Access FLASH Program or Data EEPROM memory bit 5 Unimplemented: Read as '0' bit 4 FREE: FLASH Row Erase Enable bit 1 = Erase the program memory row addressed by TBLPTR on the next WR command (cleared by completion of erase operation) 0 = Perform write only bit 3 WRERR: FLASH Program/Data EE Error Flag bit 1 = A write operation is prematurely terminated (any MCLR or any WDT Reset during self-timed programming in normal operation) 0 = The write operation completed Note: When a WRERR occurs, the EEPGD or FREE bits are not cleared. This allows trading the error condition. bit 2 WREN: FLASH Program/Data EE Write Enable bit 1 = Allows write cycles 0 = Inhibits write to the EEPROM bit 1 WR: Write Control bit 1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle (The operation is self-timed and the bit is cleared by hardware once write is complete. WR bit can only be set (not cleared) in software.) 0 = Write cycle to the EEPROM is complete bit 0 RD: Read Control bit 1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared in software. RD bit cannot be set when EEPGD = 1.) 		bit 7							bit			
 a Access Data EEPROM memory bit 6 CFGS: FLASH Program/Data EE or Configuration Select bit a Access Configuration or Calibration registers 	bit 7	EEPGD: FL	_ASH Progra	am or Data	EEPROM N	lemory Selec	ct bit					
 1 = Access Configuration or Calibration registers a Access FLASH Program or Data EEPROM memory bit 5 Unimplemented: Read as '0' bit 4 FREE: FLASH Row Erase Enable bit 1 = Erase the program memory row addressed by TBLPTR on the next WR command (cleared by completion of erase operation)				•	•							
 a Access FLASH Program or Data EEPROM memory bit 5 Unimplemented: Read as '0' bit 4 FREE: FLASH Row Erase Enable bit = Erase the program memory row addressed by TBLPTR on the next WR command (cleared by completion of erase operation)	bit 6	CFGS: FLA	SH Program	n/Data EE	or Configura	tion Select b	it					
 bit 4 FREE: FLASH Row Erase Enable bit 1 = Erase the program memory row addressed by TBLPTR on the next WR command (cleared by completion of erase operation) 0 = Perform write only bit 3 WRERR: FLASH Program/Data EE Error Flag bit 1 = A write operation is prematurely terminated (any MCLR or any WDT Reset during self-timed programming in normal operation) 0 = The write operation completed Note: When a WRERR occurs, the EEPGD or FREE bits are not cleared. This allows transfer of the error condition. bit 2 WREN: FLASH Program/Data EE Write Enable bit 1 = Allows write cycles 0 = Inhibits write to the EEPROM bit 1 WR: Write Control bit 1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle or write cycle to the EEPROM is complete bit 0 RD: Read Control bit 1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared in software. RD bit cannot be set when EEPGD = 1.) 												
 1 = Erase the program memory row addressed by TBLPTR on the next WR command (cleared by completion of erase operation) 0 = Perform write only bit 3 WRERR: FLASH Program/Data EE Error Flag bit 1 = A write operation is prematurely terminated (any MCLR or any WDT Reset during self-timed programming in normal operation) 0 = The write operation completed Note: When a WRERR occurs, the EEPGD or FREE bits are not cleared. This allows transformed from the error condition. bit 2 WREN: FLASH Program/Data EE Write Enable bit 1 = Allows write cycles 0 = Inhibits write to the EEPROM bit 1 WR: Write Control bit 1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle or WR bit can only be set (not cleared) in software.) 0 = Write cycle to the EEPROM is complete bit 0 RD: Read Control bit 1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared in software. RD bit cannot be set when EEPGD = 1.) 	bit 5	Unimpleme	ented: Read	as '0'								
 (cleared by completion of erase operation) 0 = Perform write only bit 3 WRERR: FLASH Program/Data EE Error Flag bit 1 = A write operation is prematurely terminated (any MCLR or any WDT Reset during self-timed programming in normal operation) 0 = The write operation completed Note: When a WRERR occurs, the EEPGD or FREE bits are not cleared. This allows trading the error condition. bit 2 WREN: FLASH Program/Data EE Write Enable bit 1 = Allows write cycles 0 = Inhibits write to the EEPROM bit 1 WR: Write Control bit 1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle write cycle to the bit is cleared by hardware once write is complete. WR bit can only be set (not cleared) in software.) 0 = Write cycle to the EEPROM is complete bit 0 RD: Read Control bit 1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared in software. RD bit cannot be set when EEPGD = 1.) 	bit 4	FREE: FLA	SH Row Era	ase Enable	bit							
 1 = A write operation is prematurely terminated (any MCLR or any WDT Reset during self-timed programming in normal operation) 0 = The write operation completed Note: When a WRERR occurs, the EEPGD or FREE bits are not cleared. This allows transfer of the error condition. bit 2 WREN: FLASH Program/Data EE Write Enable bit 1 = Allows write cycles 0 = Inhibits write to the EEPROM bit 1 WR: Write Control bit 1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle or write cycle or a program memory erase cycle or write cycle. WR bit can only be set (not cleared) in software.) 0 = Write cycle to the EEPROM is complete bit 0 RD: Read Control bit 1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared in set) in software. RD bit cannot be set when EEPGD = 1.) 		(cleared	d by complet	-		-	on the nex	t WR comm	and			
 (any MCLR or any WDT Reset during self-timed programming in normal operation) 0 = The write operation completed Note: When a WRERR occurs, the EEPGD or FREE bits are not cleared. This allows transfer of the error condition. bit 2 WREN: FLASH Program/Data EE Write Enable bit 1 = Allows write cycles 0 = Inhibits write to the EEPROM bit 1 WR: Write Control bit 1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle or write cycle or a program memory erase cycle or write cycle or write cycle to the EEPROM is complete bit 0 RD: Read Control bit 1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared in software. RD bit cannot be set when EEPGD = 1.) 	bit 3	•										
 Note: When a WRERR occurs, the EEPGD or FREE bits are not cleared. This allows transformed and the error condition. bit 2 WREN: FLASH Program/Data EE Write Enable bit = Allows write cycles = Inhibits write to the EEPROM bit 1 WR: Write Control bit = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle or write cycle or a program memory erase cycle or write cycle to the operation is self-timed and the bit is cleared by hardware once write is complete. WR bit can only be set (not cleared) in software.) Write cycle to the EEPROM is complete bit 0 RD: Read Control bit = Initiates an EEPROM read		(any MC	CLR or any \	NDT Rese	t during self-		mming in n	ormal opera	tion)			
of the error condition. bit 2 WREN: FLASH Program/Data EE Write Enable bit 1 = Allows write cycles 0 = Inhibits write to the EEPROM bit 1 WR: Write Control bit 1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle or write cycle or a program memory erase cycle or write cycle or write cycle is can only be set (not cleared) in software.) 0 = Write cycle to the EEPROM is complete bit 0 RD: Read Control bit 1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared in software. RD bit cannot be set when EEPGD = 1.)			-	-		or FREE hits	are not clea	ared This al	lows tracin			
 1 = Allows write cycles 0 = Inhibits write to the EEPROM bit 1 WR: Write Control bit 1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle for experiment of the operation is self-timed and the bit is cleared by hardware once write is complete. WR bit can only be set (not cleared) in software.) 0 = Write cycle to the EEPROM is complete bit 0 RD: Read Control bit 1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared in software. RD bit cannot be set when EEPGD = 1.) 												
 o = Inhibits write to the EEPROM bit 1 WR: Write Control bit 1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle to erase of the poperation is self-timed and the bit is cleared by hardware once write is complete. WR bit can only be set (not cleared) in software.) 0 = Write cycle to the EEPROM is complete bit 0 RD: Read Control bit 1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared in software. RD bit cannot be set when EEPGD = 1.) 	bit 2	WREN: FL/	ASH Progra	m/Data EE	Write Enabl	e bit						
 1 = Initiates a data EEPROM erase/write cycle or a program memory erase cycle or write cycle or write cycle or a program memory erase cycle or write cycle or write is complete. WR bit can only be set (not cleared) in software.) 0 = Write cycle to the EEPROM is complete bit 0 RD: Read Control bit 1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared in software. RD bit cannot be set when EEPGD = 1.) 				EEPROM								
 (The operation is self-timed and the bit is cleared by hardware once write is complete. WR bit can only be set (not cleared) in software.) 0 = Write cycle to the EEPROM is complete bit 0 RD: Read Control bit 1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not cleared in software. RD bit cannot be set when EEPGD = 1.) 	bit 1	WR: Write	Control bit									
bit 0 RD: Read Control bit 1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not clear in software. RD bit cannot be set when EEPGD = 1.)		(The op WR bit	eration is se can only be	elf-timed an set (not cle	nd the bit is c eared) in sof	leared by ha						
 1 = Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not clear in software. RD bit cannot be set when EEPGD = 1.) 	1.11.0			EPROM IS	complete							
(Read takes one cycle. RD is cleared in hardware. The RD bit can only be set (not clear in software. RD bit cannot be set when EEPGD = 1.)	bit 0			Maad								
		(Read ta	akes one cy	cle. RD is c			RD bit can o	only be set (not cleared			
						,						
Legend:		Legend.										

REGISTER 6-1: EECON1 REGISTER (ADDRESS FA6h)

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented I	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

6.3 Reading the Data EEPROM Memory

To read a data memory location, the user must write the address to the EEADR register, clear the EEPGD control bit (EECON1<7>), clear the CFGS control bit

EXAMPLE 6-1: DATA EEPROM READ

MOVLW	DATA_EE_ADDR	;
MOVWF	EEADR	; Data Memory Address to read
BCF	EECON1, EEPGD	; Point to DATA memory
BCF	EECON1, CFGS	; Access program FLASH or Data EEPROM memory
BSF	EECON1, RD	; EEPROM Read
MOVF	EEDATA, W	; $W = EEDATA$

6.4 Writing to the Data EEPROM Memory

To write an EEPROM data location, the address must first be written to the EEADR register and the data written to the EEDATA register. Then the sequence in Example 6-2 must be followed to initiate the write cycle.

The write will not initiate if the above sequence is not exactly followed (write 55h to EECON2, write AAh to EECON2, then set WR bit) for each byte. It is strongly recommended that interrupts be disabled during this code segment.

Additionally, the WREN bit in EECON1 must be set to enable writes. This mechanism prevents accidental writes to data EEPROM due to unexpected code exe-

cution (i.e., runaway programs). The WREN bit should
be kept clear at all times, except when updating the
EEPROM. The WREN bit is not cleared by hardware.

(EECON1<6>), and then set control bit RD (EECON1<0>). The data is available for the very next

instruction cycle; therefore, the EEDATA register can

be read by the next instruction. EEDATA will hold this

value until another read operation, or until it is written to

by the user (during a write operation).

After a write sequence has been initiated, EECON1, EEADR and EDATA cannot be modified. The WR bit will be inhibited from being set unless the WREN bit is set. The WREN bit must be set on a previous instruction. Both WR and WREN cannot be set with the same instruction.

At the completion of the write cycle, the WR bit is cleared in hardware and the EEPROM Write Complete Interrupt Flag bit (EEIF) is set. The user may either enable this interrupt, or poll this bit. EEIF must be cleared by software.

		EEADR DATA_EE_DATA EEDATA EECON1, EEPGD EECON1, CFGS	; Data Memory Address to read
Required Sequence	MOVWF		; Disable interrupts ; ; Write 55h ;
	MOVWF BSF BSF		; Write AAh ; Set WR bit to begin write ; Enable interrupts
			; user code execution
	• BCF	EECON1, WREN	; Disable writes on write complete (EEIF set)

EXAMPLE 6-2: DATA EEPROM WRITE

6.5 Write Verify

Depending on the application, good programming practice may dictate that the value written to the memory should be verified against the original value. This should be used in applications where excessive writes can stress bits near the specification limit.

6.6 Protection Against Spurious Write

There are conditions when the device may not want to write to the data EEPROM memory. To protect against spurious EEPROM writes, various mechanisms have been built-in. On power-up, the WREN bit is cleared. Also, the Power-up Timer (72 ms duration) prevents EEPROM write.

The write initiate sequence and the WREN bit together help prevent an accidental write during brown-out, power glitch, or software malfunction.

6.7 Operation During Code Protect

Data EEPROM memory has its own code protect mechanism. External Read and Write operations are disabled if either of these mechanisms are enabled.

The microcontroller itself can both read and write to the internal Data EEPROM, regardless of the state of the code protect configuration bit. Refer to "Special Features of the CPU" (Section 19.0) for additional information.

6.8 Using the Data EEPROM

The data EEPROM is a high endurance, byte addressable array that has been optimized for the storage of frequently changing information (e.g., program variables or other data that are updated often). Frequently changing values will typically be updated more often than specification D124. If this is not the case, an array refresh must be performed. For this reason, variables that change infrequently (such as constants, IDs, calibration, etc.) should be stored in FLASH program memory.

A simple data EEPROM refresh routine is shown in Example 6-3.

Note: If data EEPROM is only used to store constants and/or data that changes rarely, an array refresh is likely not required. See specification D124.

	LE 0-3.		
	clrf	EEADR	; Start at address 0
	bcf	EECON1,CFGS	; Set for memory
	bcf	EECON1,EEPGD	; Set for Data EEPROM
	bcf	INTCON,GIE	; Disable interrupts
	bsf	EECON1,WREN	; Enable writes
Loop			; Loop to refresh array
	bsf	EECON1,RD	; Read current address
	movlw	55h	i
	movwf	EECON2	; Write 55h
	movlw	AAh	i
	movwf	EECON2	; Write AAh
	bsf	EECON1,WR	; Set WR bit to begin write
	btfsc	EECON1,WR	; Wait for write to complete
	bra	\$-2	
	incfsz	EEADR, F	; Increment address
	bra	Loop	; Not zero, do it again
	bcf	EECON1, WREN	; Disable writes
	bsf	INTCON, GIE	; Enable interrupts

DATA FEPROM REFRESH ROUTINE

EXAMPLE 6-3

TADLE 0-1. REGISTERS ASSOCIATED WITH DATA EEPROW WEWORT	TABLE 6-1:	REGISTERS ASSOCIATED WITH DATA EEPROM MEMORY
---	------------	--

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on All Other RESETS
FF2h	INTCON	GIE/ GIEH	PEIE/ GIEL	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000u
FA9h	EEADR	EEPRON	EEPROM Address Register								0000 0000
FA8h	EEDATA	EEPRON	EEPROM Data Register								0000 0000
FA7h	EECON2	EEPRON	EEPROM Control Register2 (not a physical register)								—
FA6h	EECON1	EEPGD	CFGS	_	FREE	WRERR	WREN	WR	RD	xx-0 x000	uu-0 u000
FA2h	IPR2	_	_	—	EEIP	BCLIP	LVDIP	TMR3IP	CCP2IP	1 1111	1 1111
FA1h	PIR2	—	—	—	EEIF	BCLIF	LVDIF	TMR3IF	CCP2IF	0 0000	0 0000
FA0h	PIE2	_	_	_	EEIE	BCLIE	LVDIE	TMR3IE	CCP2IE	0 0000	0 0000

Legend: x = unknown, u = unchanged, r = reserved, - = unimplemented, read as '0'. Shaded cells are not used during FLASH/EEPROM access.

PIC18FXX2

NOTES:

7.0 8 X 8 HARDWARE MULTIPLIER

7.1 Introduction

An 8 x 8 hardware multiplier is included in the ALU of the PIC18FXX2 devices. By making the multiply a hardware operation, it completes in a single instruction cycle. This is an unsigned multiply that gives a 16-bit result. The result is stored into the 16-bit product register pair (PRODH:PRODL). The multiplier does not affect any flags in the ALUSTA register. Making the 8 x 8 multiplier execute in a single cycle gives the following advantages:

- Higher computational throughput
- Reduces code size requirements for multiply algorithms

The performance increase allows the device to be used in applications previously reserved for Digital Signal Processors.

Table 7-1 shows a performance comparison between enhanced devices using the single cycle hardware multiply, and performing the same function without the hardware multiply.

		Program	Cycles	Time			
Routine	Multiply Method	Memory (Words)	(Max)	@ 40 MHz	@ 10 MHz	@ 4 MHz	
	Without hardware multiply	13	69	6.9 µs	27.6 μs	69 µs	
8 x 8 unsigned	Hardware multiply	1	1	100 ns	400 ns	1 μs	
	Without hardware multiply	33	91	9.1 μs	36.4 μs	91 μs	
8 x 8 signed	Hardware multiply	6	6	600 ns	2.4 μs	6 µs	
16 x 16 uppigned	Without hardware multiply	21	242	24.2 μs	96.8 µs	242 μs	
16 x 16 unsigned	Hardware multiply	24	24	2.4 μs	9.6 μs	24 μs	
16 x 16 signed	Without hardware multiply	52	254	25.4 μs	102.6 μs	254 μs	
16 x 16 signed	Hardware multiply	36	36	3.6 µs	14.4 μs	36 µs	

TABLE 7-1: PERFORMANCE COMPARISON

7.2 Operation

Example 7-1 shows the sequence to do an 8 x 8 unsigned multiply. Only one instruction is required when one argument of the multiply is already loaded in the WREG register.

Example 7-2 shows the sequence to do an 8 x 8 signed multiply. To account for the sign bits of the arguments, each argument's Most Significant bit (MSb) is tested and the appropriate subtractions are done.

EXAMPLE 7-1: 8 x 8 UNSIGNED MULTIPLY ROUTINE

MOVF	ARG1, W	;
MULWF	ARG2	; ARG1 * ARG2 ->
		; PRODH:PRODL

EXAMPLE 7-2: 8 x 8 SIGNED MULTIPLY ROUTINE

MOVF	ARG1,	W	
MULWF	ARG2		; ARG1 * ARG2 ->
			; PRODH:PRODL
BTFSC	ARG2,	SB	; Test Sign Bit
SUBWF	PRODH,	F	; PRODH = PRODH
			; - ARG1
MOVF	ARG2,	W	
BTFSC	ARG1,	SB	; Test Sign Bit
SUBWF	PRODH,	F	; PRODH = PRODH
			; – ARG2

Example 7-3 shows the sequence to do a 16 x 16 unsigned multiply. Equation 7-1 shows the algorithm that is used. The 32-bit result is stored in four registers, RES3:RES0.

EQUATION 7-1: 16 x 16 UNSIGNED MULTIPLICATION ALGORITHM

RES3:RES0	=	ARG1H:ARG1L • ARG2H:ARG2L
	=	(
		$(ARG1H \bullet ARG2L \bullet 2^8) +$
		$(ARG1L \bullet ARG2H \bullet 2^8) +$
		$(ARG1L \bullet ARG2L)$

EXAMPLE 7-3: 16 x 16 UNSIGNED MULTIPLY ROUTINE

	MOUT	ADO1 T	147		
	MOVF		W		
	MULWF	ARG2L			ARG1L * ARG2L ->
					PRODH:PRODL
	MOVFF				
	MOVFF	PRODL,	RES0	;	
;					
	MOVF	ARG1H,	W		
	MULWF	ARG2H		;	ARG1H * ARG2H ->
				;	PRODH: PRODL
	MOVFF	PRODH,	RES3	;	
	MOVFF	PRODL,	RES2	;	
;					
	MOVF	ARG1L,	W		
	MULWF	ARG2H		;	ARG1L * ARG2H ->
				;	PRODH: PRODL
	MOVF	PRODL,	W	;	
	ADDWF	RES1,	F	;	Add cross
	MOVF	PRODH,	W	;	products
	ADDWFC	RES2,	F	;	_
	CLRF	WREG		;	
	ADDWFC	RES3,	F	;	
;					
	MOVF	ARG1H,	W	;	
	MULWF	ARG2L		;	ARG1H * ARG2L ->
				;	PRODH: PRODL
	MOVF	PRODL,	W	;	
	ADDWF	-			Add cross
	MOVF	PRODH,	W	;	products
	ADDWFC	RES2,		;	-
	CLRF	WREG		;	
	ADDWFC	RES3,	F	;	
		, in the second s			

Example 7-4 shows the sequence to do a 16 x 16 signed multiply. Equation 7-2 shows the algorithm used. The 32-bit result is stored in four registers, RES3:RES0. To account for the sign bits of the arguments, each argument pairs Most Significant bit (MSb) is tested and the appropriate subtractions are done.

EQUATION 7-2: 16 x 16 SIGNED MULTIPLICATION ALGORITHM

RES3:R	ES0
=	ARG1H:ARG1L • ARG2H:ARG2L
=	$(ARG1H \bullet ARG2H \bullet 2^{16}) +$
	$(ARG1H \bullet ARG2L \bullet 2^8) +$
	$(ARG1L \bullet ARG2H \bullet 2^8) +$
	$(ARG1L \bullet ARG2L) +$
	$(-1 \bullet ARG2H < 7 > \bullet ARG1H: ARG1L \bullet 2^{16}) +$
	$(-1 \bullet ARG1H < 7 > \bullet ARG2H: ARG2L \bullet 2^{16})$

EXAMPLE 7-4: 16 x 16 SIGNED MULTIPLY ROUTINE

			-		
	MOVF	ARG1L,	W		
	MULWF	ARG2L		;	ARG1L * ARG2L ->
					PRODH: PRODL
	MOVFF	PRODH,	RES1	;	
	MOVFF	PRODL,			
;				'	
,	MOVF	ARG1H,	W		
	MULWF	ARG2H		;	ARG1H * ARG2H ->
					PRODH: PRODL
	MOVFF	PRODH,	RES3	;	
	MOVFF	PRODL,			
;					
	MOVF	ARG1L,	W		
	MULWF	ARG2H		;	ARG1L * ARG2H ->
					PRODH:PRODL
	MOVF	PRODL,	W	;	
	ADDWF		F		Add cross
	MOVF		W		products
	ADDWFC		F	;	1
	CLRF	WREG		;	
	ADDWFC	RES3,	F	;	
;					
	MOVF	ARG1H,	W	;	
	MULWF	ARG2L			ARG1H * ARG2L ->
					PRODH: PRODL
	MOVF	PRODL,	W	;	
	ADDWF		F		Add cross
	MOVF		W		products
	ADDWFC		F	;	1
	CLRF	WREG		;	
	ADDWFC	RES3,	F	;	
;					
	BTFSS	ARG2H,	7	;	ARG2H:ARG2L neg?
	BRA	SIGN AR			no, check ARG1
	MOVF	ARG1L,		;	
	SUBWF	RES2		;	
	MOVF	ARG1H,	W	;	
	SUBWFB				
;					
	N ARG1				
	BTFSS	ARG1H,	7	;	ARG1H:ARG1L neg?
	BRA	CONT CC	DE	;	no, done
	MOVF	ARG2L,	W	;	
	SUBWF	RES2		;	
	MOVF	ARG2H,	W	;	
	SUBWFB				
;					
	T_CODE				
	-:				

8.0 INTERRUPTS

The PIC18FXX2 devices have multiple interrupt sources and an interrupt priority feature that allows each interrupt source to be assigned a high priority level or a low priority level. The high priority interrupt vector is at 000008h and the low priority interrupt vector is at 000018h. High priority interrupt events will override any low priority interrupts that may be in progress.

There are ten registers which are used to control interrupt operation. These registers are:

- RCON
- INTCON
- INTCON2
- INTCON3
- PIR1, PIR2
- PIE1, PIE2
- IPR1, IPR2

It is recommended that the Microchip header files supplied with MPLAB[®] IDE be used for the symbolic bit names in these registers. This allows the assembler/ compiler to automatically take care of the placement of these bits within the specified register.

Each interrupt source, except INTO, has three bits to control its operation. The functions of these bits are:

- Flag bit to indicate that an interrupt event occurred
- Enable bit that allows program execution to branch to the interrupt vector address when the flag bit is set
- Priority bit to select high priority or low priority

The interrupt priority feature is enabled by setting the IPEN bit (RCON<7>). When interrupt priority is enabled, there are two bits which enable interrupts globally. Setting the GIEH bit (INTCON<7>) enables all interrupts that have the priority bit set. Setting the GIEL bit (INTCON<6>) enables all interrupts that have the priority bit cleared. When the interrupt flag, enable bit and appropriate global interrupt enable bit are set, the interrupt will vector immediately to address 000008h or 000018h, depending on the priority level. Individual interrupts can be disabled through their corresponding enable bits.

When the IPEN bit is cleared (default state), the interrupt priority feature is disabled and interrupts are compatible with PICmicro[®] mid-range devices. In Compatibility mode, the interrupt priority bits for each source have no effect. INTCON<6> is the PEIE bit, which enables/disables all peripheral interrupt sources. INTCON<7> is the GIE bit, which enables/disables all interrupt sources. All interrupts branch to address 000008h in Compatibility mode.

When an interrupt is responded to, the Global Interrupt Enable bit is cleared to disable further interrupts. If the IPEN bit is cleared, this is the GIE bit. If interrupt priority levels are used, this will be either the GIEH or GIEL bit. High priority interrupt sources can interrupt a low priority interrupt.


The return address is pushed onto the stack and the PC is loaded with the interrupt vector address (000008h or 000018h). Once in the Interrupt Service Routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bits must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine and sets the GIE bit (GIEH or GIEL if priority levels are used), which re-enables interrupts.

For external interrupt events, such as the INT pins or the PORTB input change interrupt, the interrupt latency will be three to four instruction cycles. The exact latency is the same for one or two-cycle instructions. Individual interrupt flag bits are set, regardless of the status of their corresponding enable bit or the GIE bit.

Note: Do not use the MOVFF instruction to modify any of the Interrupt control registers while **any** interrupt is enabled. Doing so may cause erratic microcontroller behavior.





Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of

its corresponding enable bit or the global

enable bit. User software should ensure

the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature

allows for software polling.

8.1 INTCON Registers

The INTCON Registers are readable and writable registers, which contain various enable, priority and flag bits.

REGISTER 8-1:	INTCON REGISTER

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
	GIE/GIEH	H PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF
	bit 7							bit 0
bit 7		: Global Interrup	t Enable bit					
	When IPE	<u>N = 0:</u> es all unmasked	intorrupto					
		es all interrupts	interrupts					
	When IPE	•						
		es all high priorit	y interrupts					
		es all interrupts						
bit 6		L: Peripheral Int	errupt Enable	e bit				
	<u>When IPE</u> 1 – Enabl	<u>N = 0:</u> es all unmasked	nerinheral in	terrunts				
		es all peripheral	• •	nonupio				
	When IPE							
		es all low priority						
bit 5		es all low priorit						
DIUD		TMR0 Overflow es the TMR0 ove	•					
		es the TMR0 ov						
bit 4		T0 External Inte						
		es the INT0 extents the						
bit 3		Port Change In	•					
Sit C		es the RB port c	-					
		es the RB port of						
bit 2		TMR0 Overflow						
		register has over register did not	•	st be cleared	d in softwa	re)		
bit 1		TO External Inte		t				
bit i		T0 external inte			cleared in	software)		
	0 = The IN	T0 external inte	errupt did not	occur				
bit 0		Port Change Int					<i>.</i>	
		st one of the RB of the RB7:RB4				cleared in s	software)	
		mismatch conc	•	•		ading PORT	B will end	the
		nismatch conditi						

Note:

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 8-2: INTCON2 REGISTER

- n = Value at POR

	R/W-1	R/W-1	R/W-1	R/W-1	U-0	R/W-1	U-0	R/W-1
	RBPU	INTEDG0	INTEDG1	INTEDG2	—	TMR0IP		RBIP
	bit 7							bit 0
bit 7	RBPU: PO	ORTB Pull-up	Enable bit					
		RTB pull-ups						
		B pull-ups are	•	•	ort latch valu	es		
bit 6	INTEDG0	:External Inte	rrupt0 Edge	Select bit				
		upt on rising e						
		upt on falling	•	• • • • •				
bit 5		: External Inte	1 0	Select bit				
		upt on rising e upt on falling e	0					
bit 4			U	Coloct hit				
DIL 4		: External Inte upt on rising e		Select bit				
		upt on falling e	•					
bit 3		nented: Read	•					
bit 2		TMR0 Overflo		Priority bit				
2=	1 = High p							
	0 = Low p	,						
bit 1	Unimplen	nented: Read	d as '0'					
bit 0	RBIP: RB	Port Change	Interrupt Pri	ority bit				
	1 = High priority							
	0 = Low p	riority						
	Legend:							
	R = Reada	able bit	W = W	ritable bit	U = Unimp	lemented bi	t, read as '()'

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

'0' = Bit is cleared

'1' = Bit is set

x = Bit is unknown

REGISTER 8-3: INTCON3 REGISTER

	R/W-1	R/W-1	U-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	
	INT2IP	INT1IP	—	INT2IE	INT1IE	—	INT2IF	INT1IF	
	bit 7							bit 0	
bit 7	INT2IP: IN	T2 External I	nterrupt Prio	rity bit					
	1 = High p	riority							
	0 = Low pr	iority							
bit 6	INT1IP: IN	T1 External I	nterrupt Prio	rity bit					
	1 = High p								
	0 = Low pr	iority							
bit 5	Unimplem	ented: Read	l as '0'						
bit 4	INT2IE: IN	T2 External I	nterrupt Ena	ble bit					
		s the INT2 e							
		es the INT2 e		•					
bit 3		T1 External I	•						
		es the INT1 e		•					
		es the INT1 e		upt					
bit 2	-	ented: Read							
bit 1		T2 External I							
		T2 external i	•	•	e cleared in	software)			
		T2 external i	•						
bit 0		T1 External I							
	1 = The INT1 external interrupt occurred (must be cleared in software)								
	0 = The INT1 external interrupt did not occur								
	Legend:								
	R = Reada	ble bit	W = Wr	itable bit	U = Unimp	lemented	bit, read as	'0'	
	- n = Value	at POR	'1' = Bit	is set	'0' = Bit is	cleared	x = Bit is ι	Inknown	

Note: Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit. User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt. This feature allows for software polling.

8.2 PIR Registers

The PIR registers contain the individual flag bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Flag Registers (PIR1, PIR2).

- **Note 1:** Interrupt flag bits are set when an interrupt condition occurs, regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>).
 - 2: User software should ensure the appropriate interrupt flag bits are cleared prior to enabling an interrupt, and after servicing that interrupt.

REGISTER 8-4: PIR1: PERIPHERAL INTERRUPT REQUEST (FLAG) REGISTER 1

	R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF
	bit 7							bit 0
bit 7		Parallel Slave			•	orod in oof		
		l or a write op id or write ha		aken place (ware)	
bit 6	ADIF: A/D Converter Interrupt Flag bit 1 = An A/D conversion completed (must be cleared in software) 0 = The A/D conversion is not complete							
bit 5	RCIF : USART Receive Interrupt Flag bit 1 = The USART receive buffer, RCREG, is full (cleared when RCREG is read) 0 = The USART receive buffer is empty							
bit 4	1 = The U	RT Transmit SART transm SART transm	it buffer, TXF	REG, is empty				• ·
bit 3	1 = The tra	aster Synchro ansmission/re g to transmit/	ception is co	•	•	d in softwar	e)	
bit 2		CP1 Interrup	ot Flag bit					
		<u>loue.</u> R1 register ca IR1 register c			cleared in s	oftware)		
	Compare r	mode:					,	
		R1 register co R1 register c			iust de clea	ared in softw	vare)	
	<u>PWM mod</u> Unused in							
bit 1	1 = TMR2	MR2 to PR2 to PR2 matcl R2 to PR2 m	h occurred (r	nust be clear	ed in softw	are)		
bit 0		MR1 Overflo						
		register over egister did no		be cleared in	n software)			
	Note 1:	This bit is res	erved on PIC	18F2X2 dev	ices; alway	s maintain	this bit clea	r.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
		—		EEIF	BCLIF	LVDIF	TMR3IF	CCP2IF	
	bit 7							bit 0	
bit 7-5	Unimplem	Unimplemented: Read as '0'							
bit 4	EEIF: Data	EEIF: Data EEPROM/FLASH Write Operation Interrupt Flag bit							
		ite operation		`		,			
		ite operation	-		not been sta	rted			
bit 3		s Collision Int							
		collision occu		e cleared in	software)				
		collision occ							
bit 2		v Voltage Det	•	•					
		oltage condit vice voltage i		·		,			
bit 1		MR3 Overflov		0	Detect inp	point			
DILI		egister overf	-	•	n software)				
		egister did n		be cleared i	n sonware)				
bit 0		CPx Interrup							
	Capture mo	•							
		1 register cap	oture occurre	ed (must be	cleared in so	oftware)			
		R1 register ca				,			
	Compare n								
		1 register cor			nust be clea	red in soft	ware)		
		R1 register co	ompare mate	ch occurred					
		<u>PWM mode:</u>							
	Unused in	inis mode							
	Laward]	
	Legend:							/ - .	
	R = Reada	ble bit	W = Writ	able bit	U = Unimp	plemented	bit, read as	·0'	

'1' = Bit is set

'0' = Bit is cleared

- n = Value at POR

x = Bit is unknown

8.3 PIE Registers

The PIE registers contain the individual enable bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Enable Registers (PIE1, PIE2). When IPEN = 0, the PEIE bit must be set to enable any of these peripheral interrupts.

REGISTER 8-6: PIE1: PERIPHERAL INTERRUPT ENABLE REGISTER 1

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	PSPIE ⁽¹⁾									
	-	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE		
	bit 7							bit 0		
bit 7	PSPIE ⁽¹⁾ : F	Parallel Slav	e Port Read	d/Write Inter	rupt Enable bit					
		s the PSP r								
	0 = Disable	es the PSP r	read/write ir	nterrupt						
bit 6	ADIE: A/D	Converter I	nterrupt Ena	able bit						
		s the A/D in	•							
	0 = Disable	es the A/D ir	nterrupt							
bit 5	RCIE: USA	RT Receive	e Interrupt E	nable bit						
		s the USAR								
	0 = Disable	es the USAF	RT receive in	nterrupt						
bit 4	TXIE: USA	RT Transmi	t Interrupt E	nable bit						
		s the USAR								
	0 = Disable	es the USAF	RT transmit	interrupt						
bit 3	SSPIE: Ma	ster Synchr	onous Seria	al Port Interr	upt Enable bit					
		s the MSSP	•							
	0 = Disable	es the MSSF	interrupt							
bit 2	CCP1IE: C	CP1 Interru	pt Enable b	it						
		s the CCP1								
	0 = Disable	es the CCP1	interrupt							
bit 1	TMR2IE: T	MR2 to PR2	2 Match Inte	errupt Enable	e bit					
	1 = Enables the TMR2 to PR2 match interrupt									
	0 = Disable	es the TMR2	2 to PR2 ma	atch interrup	t					
bit 0	TMR1IE: T	MR1 Overfle	ow Interrupt	Enable bit						
		s the TMR1		•						
	0 = Disable	es the TMR1	l overflow ir	nterrupt						

Note 1: This bit is reserved on PIC18F2X2 devices; always maintain this bit clear.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—							10000	
		—	EEIE	BCLIE	LVDIE	TMR3IE	CCP2IE	
bit 7						·	bit 0	
Unimpleme	nted: Read	l as '0'						
EEIE: Data E	EEPROM/F	LASH Write	Operation	nterrupt En	able bit			
		terrunt Eng	hla hit					
		iterrupt Ena						
LVDIE: Low	Voltage De	etect Interru	ot Enable bit					
1 = Enabled	-							
0 = Disabled	l							
TMR3IE: TM	IR3 Overflo	w Interrupt	Enable bit					
1 = Enables	the TMR3	overflow int	errupt					
0 = Disables	the TMR3	overflow in	terrupt					
CCP2IE: CCP2 Interrupt Enable bit								
		•						
0 = Disables	the CCP2	Interrupt						
Legend:								
-	le bit	W = W	ritable bit	U = Unim	nolemented	bit. read as	'0'	
	EEIE: Data E 1 = Enabled 0 = Disabled BCLIE: Bus 1 = Enabled 0 = Disabled LVDIE: Low 1 = Enabled 0 = Disabled TMR3IE: TM 1 = Enables 0 = Disables CCP2IE: CC 1 = Enables 0 = Disables CCP2IE: CC	EEIE: Data EEPROM/F 1 = Enabled 0 = Disabled BCLIE: Bus Collision In 1 = Enabled 0 = Disabled LVDIE: Low Voltage Det 1 = Enabled 0 = Disabled TMR3IE: TMR3 Overflot 1 = Enables the TMR3 0 = Disables the TMR3 CCP2IE: CCP2 Interrup 1 = Enables the CCP2 0 = Disables the CCP2	 1 = Enabled 0 = Disabled BCLIE: Bus Collision Interrupt Enall 1 = Enabled 0 = Disabled LVDIE: Low Voltage Detect Interrupt 1 = Enabled 0 = Disabled TMR3IE: TMR3 Overflow Interrupt 1 = Enables the TMR3 overflow int 0 = Disables the TMR3 overflow int 0 = Disables the CCP2 Interrupt 	EEIE: Data EEPROM/FLASH Write Operation I 1 = Enabled 0 = Disabled BCLIE: Bus Collision Interrupt Enable bit 1 = Enabled 0 = Disabled LVDIE: Low Voltage Detect Interrupt Enable bit 1 = Enabled 0 = Disabled TMR3IE: TMR3 Overflow Interrupt Enable bit 1 = Enables 0 = Disabled CMR3IE: TMR3 Overflow Interrupt Enable bit 1 = Enables the TMR3 overflow interrupt 0 = Disables the TMR3 overflow interrupt 0 = Disables the CCP2 Interrupt Enable bit 1 = Enables the CCP2 interrupt 0 = Disables the CCP2 interrupt 0 = Disables the CCP2 interrupt R = Readable bit W = Writable bit	EEIE: Data EEPROM/FLASH Write Operation Interrupt En 1 = Enabled 0 = Disabled BCLIE: Bus Collision Interrupt Enable bit 1 = Enabled 0 = Disabled LVDIE: Low Voltage Detect Interrupt Enable bit 1 = Enabled 0 = Disabled TMR3IE: TMR3 Overflow Interrupt Enable bit 1 = Enables the TMR3 overflow interrupt 0 = Disables the TMR3 overflow interrupt 0 = Disables the TMR3 overflow interrupt 0 = Disables the CCP2 Interrupt Enable bit 1 = Enables the CCP2 interrupt 0 = Disables the CCP2 interrupt	EEIE: Data EEPROM/FLASH Write Operation Interrupt Enable bit 1 = Enabled 0 = Disabled BCLIE: Bus Collision Interrupt Enable bit 1 = Enabled 0 = Disabled LVDIE: Low Voltage Detect Interrupt Enable bit 1 = Enabled 0 = Disabled TMR3IE: TMR3 Overflow Interrupt Enable bit 1 = Enables the TMR3 overflow interrupt 0 = Disables the TMR3 overflow interrupt 0 = Disables the TMR3 overflow interrupt 0 = Disables the CCP2 Interrupt Enable bit 1 = Enables the CCP2 interrupt 0 = Disables the CCP2 interrupt	EEIE: Data EEPROM/FLASH Write Operation Interrupt Enable bit 1 = Enabled 0 = Disabled BCLIE: Bus Collision Interrupt Enable bit 1 = Enabled 0 = Disabled LVDIE: Low Voltage Detect Interrupt Enable bit 1 = Enabled 0 = Disabled TMR3IE: TMR3 Overflow Interrupt Enable bit 1 = Enables the TMR3 overflow interrupt 0 = Disables the CCP2 interrupt	

REGISTER 8-7: PIE2: PERIPHERAL INTERRUPT ENABLE REGISTER 2

8.4 IPR Registers

The IPR registers contain the individual priority bits for the peripheral interrupts. Due to the number of peripheral interrupt sources, there are two Peripheral Interrupt Priority Registers (IPR1, IPR2). The operation of the priority bits requires that the Interrupt Priority Enable (IPEN) bit be set.

REGISTER 8-8: IPR1: PERIPHERAL INTERRUPT PRIORITY REGISTER 1

	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP
	bit 7							bit 0
bit 7			e Port Read	/Write Interr	upt Priority	bit		
	1 = High pri 0 = Low pri							
bit 6		•	nterrupt Prio	ritv bit				
	1 = High pri		non apri no					
	0 = Low price	ority						
bit 5			Interrupt Pr	iority bit				
	1 = High pri 0 = Low pri	,						
bit 4		•	t Interrupt Pi	riority bit				
	1 = High pri		, interrupt i	loney on				
	0 = Low price	ority						
bit 3		•	onous Serial	Port Interru	pt Priority b	it		
	1 = High pri 0 = Low pri	,						
bit 2		•	pt Priority bi	ŀ				
	1 = High pri		pt :	•				
	0 = Low pri	ority						
bit 1			2 Match Inter	rrupt Priority	bit			
	1 = High pri 0 = Low pri	•						
bit 0		•	ow Interrupt	Priority bit				
	1 = High pri							
	0 = Low pri	ority						

Note 1: This bit is reserved on PIC18F2X2 devices; always maintain this bit set.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

	U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	_			EEIP	BCLIP	LVDIP	TMR3IP	CCP2IP
	bit 7							bit 0
bit 7-5	Unimpleme	nted: Read	l as '0'					
bit 4	EEIP: Data E 1 = High pric 0 = Low prio	ority	LASH Write	e Operation	Interrupt Pri	ority bit		
bit 3	BCLIP : Bus 1 = High pric 0 = Low prio	ority	terrupt Prio	rity bit				
bit 2		LVDIP: Low Voltage Detect Interrupt Priority bit 1 = High priority						
bit 1	TMR3IP : TM 1 = High pric 0 = Low prio	ority	w Interrupt	Priority bit				
bit 0	CCP2IP : CC 1 = High pric 0 = Low prio	P2 Interrup prity	ot Priority bi	t				
	Legend:							
	R = Readabl	e bit	W = W	ritable bit	U = Unim	nplemented	bit, read as	'0'
	- n = Value a	t POR	'1' = B	it is set	'0' = Bit is	s cleared	x = Bit is u	nknown

REGISTER 8-9: IPR2: PERIPHERAL INTERRUPT PRIORITY REGISTER 2

8.5 RCON Register

The RCON register contains the bit which is used to enable prioritized interrupts (IPEN).

REGISTER 8-10: RCON REGISTER

	R/W-0	U-0	U-0	R/W-1	R-1	R-1	R/W-0	R/W-0	
	IPEN	_	—	RI	TO	PD	POR	BOR	
	bit 7							bit 0	
bit 7		rrupt Priority							
	 Enable priority levels on interrupts Disable priority levels on interrupts (16CXXX Compatibility mode) 								
bit 6-5		Unimplemented: Read as '0'							
bit 4		Instruction F							
		of bit operati	•	ister 4-3					
bit 3	TO: Watch	dog Time-ou	t Flag bit						
	For details	of bit operati	on, see Reg	ister 4-3					
bit 2	PD: Power	r-down Detec	tion Flag bit						
	For details	of bit operati	on, see Reg	ister 4-3					
bit 1	POR: Pow	er-on Reset	Status bit						
		of bit operati	, 0	ister 4-3					
bit 0		wn-out Reset							
	For details	of bit operati	on, see Reg	ister 4-3					
	Legend:								
	R = Reada	ble bit	W = Wr	itable bit	U = Unimp	lemented	bit, read as	'0'	
	- n = Value	e at POR	'1' = Bit	is set	'0' = Bit is	cleared	x = Bit is ι	Inknown	

8.6 INT0 Interrupt

External interrupts on the RB0/INT0, RB1/INT1 and RB2/INT2 pins are edge triggered: either rising, if the corresponding INTEDGx bit is set in the INTCON2 register, or falling, if the INTEDGx bit is clear. When a valid edge appears on the RBx/INTx pin, the corresponding flag bit INTxF is set. This interrupt can be disabled by clearing the corresponding enable bit INTxE. Flag bit INTxF must be cleared in software in the Interrupt Service Routine before re-enabling the interrupt. All external interrupts (INT0, INT1 and INT2) can wake-up the processor from SLEEP, if bit INTxE was set prior to going into SLEEP. If the global interrupt enable bit GIE is set, the processor will branch to the interrupt vector following wake-up.

Interrupt priority for INT1 and INT2 is determined by the value contained in the interrupt priority bits, INT1IP (INTCON3<6>) and INT2IP (INTCON3<7>). There is no priority bit associated with INT0. It is always a high priority interrupt source.

8.7 TMR0 Interrupt

In 8-bit mode (which is the default), an overflow (FFh \rightarrow 00h) in the TMR0 register will set flag bit TMR0IF. In 16-bit mode, an overflow (FFFFh \rightarrow 0000h) in the TMR0H:TMR0L registers will set flag bit TMR0IF. The interrupt can be enabled/disabled by setting/ clearing enable bit T0IE (INTCON<5>). Interrupt priority for Timer0 is determined by the value contained in the interrupt priority bit TMR0IP (INTCON2<2>). See Section 10.0 for further details on the Timer0 module.

8.8 PORTB Interrupt-on-Change

An input change on PORTB<7:4> sets flag bit RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit, RBIE (INTCON<3>). Interrupt priority for PORTB interrupt-on-change is determined by the value contained in the interrupt priority bit, RBIP (INTCON2<0>).

8.9 Context Saving During Interrupts

During an interrupt, the return PC value is saved on the stack. Additionally, the WREG, STATUS and BSR registers are saved on the fast return stack. If a fast return from interrupt is not used (See Section 4.3), the user may need to save the WREG, STATUS and BSR registers in software. Depending on the user's application, other registers may also need to be saved. Equation 8-1 saves and restores the WREG, STATUS and BSR registers during an Interrupt Service Routine.

EXAMPLE 8-1:	SAVING STATUS,	WREG AND BSR	REGISTERS IN RAM
	0/11/10/01/11/00,		

-		
MOVWF MOVFF MOVFF	W_TEMP STATUS, STATUS_TEMP BSR, BSR TEMP	; W_TEMP is in virtual bank ; STATUS_TEMP located anywhere ; BSR located anywhere
;	—	
, 110FD	ISR CODE	
, 0551	ISK CODE	
;		
MOVFF	BSR_TEMP, BSR	; Restore BSR
MOVF	W_TEMP, W	; Restore WREG
MOVFF		; Restore STATUS

NOTES:

9.0 I/O PORTS

Depending on the device selected, there are either five ports or three ports available. Some pins of the I/O ports are multiplexed with an alternate function from the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Each port has three registers for its operation. These registers are:

- TRIS register (data direction register)
- PORT register (reads the levels on the pins of the device)
- LAT register (output latch)

The data latch (LAT register) is useful for read-modify-write operations on the value that the I/O pins are driving.

9.1 PORTA, TRISA and LATA Registers


PORTA is a 7-bit wide, bi-directional port. The corresponding Data Direction register is TRISA. Setting a TRISA bit (= 1) will make the corresponding PORTA pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISA bit (= 0) will make the corresponding PORTA pin an output (i.e., put the contents of the output latch on the selected pin).

Reading the PORTA register reads the status of the pins, whereas writing to it will write to the port latch.

The Data Latch register (LATA) is also memory mapped. Read-modify-write operations on the LATA register reads and writes the latched output value for PORTA.

The RA4 pin is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin. The RA4/T0CKI pin is a Schmitt Trigger input and an open drain output. All other RA port pins have TTL input levels and full CMOS output drivers.

The other PORTA pins are multiplexed with analog inputs and the analog VREF+ and VREF- inputs. The operation of each pin is selected by clearing/setting the control bits in the ADCON1 register (A/D Control Register1).




The TRISA register controls the direction of the RA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

EXAMPLE 9-1: INITIALIZING PORTA

CLRF PORTA	; Initialize PORTA by ; clearing output
	; data latches
CLRF LATA	; Alternate method
	; to clear output
	; data latches
MOVLW 0x07	; Configure A/D
MOVWF ADCON1	; for digital inputs
MOVLW 0xCF	; Value used to
	; initialize data
	; direction
MOVWF TRISA	; Set RA<3:0> as inputs
	; RA<5:4> as outputs



BLOCK DIAGRAM OF RA3:RA0 AND RA5 PINS






FIGURE 9-3: BLOCK DIAGRAM OF RA6 PIN

D


WR LATA

Q

к ₹_Q

Vdd

Ρ



Note 1: I/O pins have protection diodes to VDD and VSS.

TABLE 9-1: PORTA FUNCTIONS

Name	Bit#	Buffer	Function
RA0/AN0	bit0	TTL	Input/output or analog input.
RA1/AN1	bit1	TTL	Input/output or analog input.
RA2/AN2/VREF-	bit2	TTL	Input/output or analog input or VREF
RA3/AN3/VREF+	bit3	TTL	Input/output or analog input or VREF+.
RA4/T0CKI	bit4	ST	Input/output or external clock input for Timer0. Output is open drain type.
RA5/SS/AN4/LVDIN	bit5	TTL	Input/output or slave select input for synchronous serial port or analog input, or low voltage detect input.
OSC2/CLKO/RA6	bit6	TTL	OSC2 or clock output or I/O pin.

Legend: TTL = TTL input, ST = Schmitt Trigger input

TABLE 9-2: SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on All Other RESETS
PORTA		RA6	RA5	RA4	RA3	RA2	RA1	RA0	-x0x 0000	-u0u 0000
LATA	_	LATA Dat	a Output R	egister		-xxx xxxx	-uuu uuuu			
TRISA		PORTA D	PORTA Data Direction Register -111 11							-111 1111
ADCON1	ADFM	ADCS2	_		PCFG3	PCFG2	PCFG1	PCFG0	00 0000	00 0000

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

9.2 PORTB, TRISB and LATB Registers

PORTB is an 8-bit wide, bi-directional port. The corresponding Data Direction register is TRISB. Setting a TRISB bit (= 1) will make the corresponding PORTB pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISB bit (= 0) will make the corresponding PORTB pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATB) is also memory mapped. Read-modify-write operations on the LATB register reads and writes the latched output value for PORTB.

EXAMPLE 9-2: INITIALIZING PORTB

CLRF	PORTB	; Initialize PORTB by ; clearing output : data latches
CLRF	LATB	; Alternate method
		; to clear output ; data latches
MOVLW	0xCF	; Value used to : initialize data
		; direction
MOVWF	TRISB	; Set RB<3:0> as inputs ; RB<5:4> as outputs
		; RB<7:6> as inputs

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit $\overline{\text{RBPU}}$ (INTCON2<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.

Note: On a Power-on Reset, these pins are configured as digital inputs.

Four of the PORTB pins, RB7:RB4, have an interrupton-change feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupton-change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are OR'ed together to generate the RB Port Change Interrupt with flag bit, RBIF (INTCON<0>).


This interrupt can wake the device from SLEEP. The user, in the Interrupt Service Routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB (except with the MOVFF instruction). This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition and allow flag bit RBIF to be cleared. The interrupt-on-change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt-on-change feature. Polling of PORTB is not recommended while using the interrupt-on-change feature.

RB3 can be configured by the configuration bit CCP2MX as the alternate peripheral pin for the CCP2 module (CCP2MX='0').


FIGURE 9-4:	BLOCK DIAGRAM OF
	RB7:RB4 PINS




Note 1: While in Low Voltage ICSP mode, the RB5 pin can no longer be used as a general purpose I/O pin, and should be held low during normal operation to protect against inadvertent ICSP mode entry.

2: When using Low Voltage ICSP programming (LVP), the pull-up on RB5 becomes disabled. If TRISB bit 5 is cleared, thereby setting RB5 as an output, LATB bit 5 must also be cleared for proper operation.









Name	Bit#	Buffer	Function
RB0/INT0	bit0	TTL/ST ⁽¹⁾	Input/output pin or external interrupt input0. Internal software programmable weak pull-up.
RB1/INT1	bit1	TTL/ST ⁽¹⁾	Input/output pin or external interrupt input1. Internal software programmable weak pull-up.
RB2/INT2	bit2	TTL/ST ⁽¹⁾	Input/output pin or external interrupt input2. Internal software programmable weak pull-up.
RB3/CCP2 ⁽³⁾	bit3	TTL/ST ⁽⁴⁾	Input/output pin or Capture2 input/Compare2 output/PWM output when CCP2MX configuration bit is enabled. Internal software programmable weak pull-up.
RB4	bit4	TTL	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up.
RB5/PGM ⁽⁵⁾	bit5	TTL/ST ⁽²⁾	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Low voltage ICSP enable pin.
RB6/PGC	bit6	TTL/ST ⁽²⁾	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming clock.
RB7/PGD	bit7	TTL/ST ⁽²⁾	Input/output pin (with interrupt-on-change). Internal software programmable weak pull-up. Serial programming data.

TABLE 9-3:PORTB FUNCTIONS

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in Serial Programming mode.

3: A device configuration bit selects which I/O pin the CCP2 pin is multiplexed on.

4: This buffer is a Schmitt Trigger input when configured as the CCP2 input.

5: Low Voltage ICSP Programming (LVP) is enabled by default, which disables the RB5 I/O function. LVP must be disabled to enable RB5 as an I/O pin and allow maximum compatibility to the other 28-pin and 40-pin mid-range devices.

TABLE 9-4: SUMMARY OF REGISTERS ASSOCIATED WITH POR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on All Other RESETS
PORTB	RB7	RB7 RB6 RB5 RB4 RB3 RB2 RB1 RB0							xxxx xxxx	uuuu uuuu
LATB	LATB Da	LATB Data Output Register xxxx uuuu uuuu								
TRISB	PORTB	Data Directio	on Register						1111 1111	1111 1111
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	_	TMR0IP	_	RBIP	1111 -1-1	1111 -1-1
INTCON3	INT2IP	INT1IP	_	INT2IE	INT1IE	_	INT2IF	INT1IF	11-0 0-00	11-0 0-00

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.

9.3 PORTC, TRISC and LATC Registers

PORTC is an 8-bit wide, bi-directional port. The corresponding Data Direction register is TRISC. Setting a TRISC bit (= 1) will make the corresponding PORTC pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISC bit (= 0) will make the corresponding PORTC pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATC) is also memory mapped. Read-modify-write operations on the LATC register reads and writes the latched output value for PORTC.

PORTC is multiplexed with several peripheral functions (Table 9-5). PORTC pins have Schmitt Trigger input buffers.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.

Note: On a Power-on Reset, these pins are configured as digital inputs.


The pin override value is not loaded into the TRIS register. This allows read-modify-write of the TRIS register, without concern due to peripheral overrides.

RC1 is normally configured by configuration bit, CCP2MX, as the default peripheral pin of the CCP2 module (default/erased state, CCP2MX = '1').

EXAMPLE 9-3: INITIALIZING PORTC

CLRF	PORTC	; Initialize PORTC by ; clearing output
CLRF	LATC	; data latches ; Alternate method
CLRF	DAIC	; to clear output
		; data latches
MOVLW	0xCF	; Value used to : initialize data
		; direction
MOVWF	TRISC	; Set RC<3:0> as inputs
		; RC<5:4> as outputs ; RC<7:6> as inputs
		,

FIGURE 9-7: PORTC BLOCK DIAGRAM (PERIPHERAL OUTPUT OVERRIDE)



3: Peripheral Output Enable is only active if peripheral select is active.

Name	Bit#	Buffer Type	Function
RC0/T1OSO/T1CKI	bit0	ST	Input/output port pin or Timer1 oscillator output/Timer1 clock input.
RC1/T1OSI/CCP2	bit1	ST	Input/output port pin, Timer1 oscillator input, or Capture2 input/ Compare2 output/PWM output when CCP2MX configuration bit is set.
RC2/CCP1	bit2	ST	Input/output port pin or Capture1 input/Compare1 output/PWM1 output.
RC3/SCK/SCL	bit3	ST	RC3 can also be the synchronous serial clock for both SPI and I^2C modes.
RC4/SDI/SDA	bit4	ST	RC4 can also be the SPI Data In (SPI mode) or Data I/O (I^2 C mode).
RC5/SDO	bit5	ST	Input/output port pin or Synchronous Serial Port data output.
RC6/TX/CK	bit6	ST	Input/output port pin, Addressable USART Asynchronous Transmit, or Addressable USART Synchronous Clock.
RC7/RX/DT	bit7	ST	Input/output port pin, Addressable USART Asynchronous Receive, or Addressable USART Synchronous Data.

Legend: ST = Schmitt Trigger input

TABLE 9-6: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on All Other RESETS
PORTC	RC7 RC6 RC5 RC4 RC3 RC2 RC1 RC0							xxxx xxxx	uuuu uuuu	
LATC	LATC Da	LATC Data Output Register								uuuu uuuu
TRISC	PORTC I	ORTC Data Direction Register								1111 1111

Legend: x = unknown, u = unchanged

9.4 PORTD, TRISD and LATD Registers

This section is applicable only to the $\mathsf{PIC18F4X2}$ devices.

PORTD is an 8-bit wide, bi-directional port. The corresponding Data Direction register is TRISD. Setting a TRISD bit (= 1) will make the corresponding PORTD pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISD bit (= 0) will make the corresponding PORTD pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATD) is also memory mapped. Read-modify-write operations on the LATD register reads and writes the latched output value for PORTD.

PORTD is an 8-bit port with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

Note:	On a Power-on		Reset,	these	pins	are	
	con	figu	ured as digi	tal input	s.		

PORTD can be configured as an 8-bit wide microprocessor port (parallel slave port) by setting control bit PSPMODE (TRISE<4>). In this mode, the input buffers are TTL. See Section 9.6 for additional information on the Parallel Slave Port (PSP).

EXAMPLE 9-4: INITIALIZING PORTD

CLRF	PORTD	; Initialize PORTD by
		; clearing output
		; data latches
CLRF	LATD	; Alternate method
		; to clear output
		; data latches
MOVLW	0xCF	; Value used to
		; initialize data
		; direction
MOVWF	TRISD	; Set RD<3:0> as inputs
		; RD<5:4> as outputs
		; RD<7:6> as inputs

FIGURE 9-8:

PORTD BLOCK DIAGRAM IN I/O PORT MODE




TABLE 9-7:PORTD FUNCTIONS

Name	Bit#	Buffer Type	Function
RD0/PSP0	bit0	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit0.
RD1/PSP1	bit1	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit1.
RD2/PSP2	bit2	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit2.
RD3/PSP3	bit3	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit3.
RD4/PSP4	bit4	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit4.
RD5/PSP5	bit5	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit5.
RD6/PSP6	bit6	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit6.
RD7/PSP7	bit7	ST/TTL ⁽¹⁾	Input/output port pin or parallel slave port bit7.

Legend: ST = Schmitt Trigger input, TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffer when in Parallel Slave Port mode.

TABLE 9-8: SUMMARY OF REGISTERS ASSOCIATED WITH PORTD

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on All Other RESETS
PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx xxxx	uuuu uuuu
LATD	LATD D	ata Outpu	ut Register	-					xxxx xxxx	uuuu uuuu
TRISD	PORTD Data Direction Register								1111 1111	1111 1111
TRISE	IBF	OBF	IBOV	PSPMODE	_	PORTE Da	ta Direction	0000 -111	0000 -111	

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PORTD.

9.5 PORTE, TRISE and LATE Registers

This section is only applicable to the PIC18F4X2 devices.

PORTE is a 3-bit wide, bi-directional port. The corresponding Data Direction register is TRISE. Setting a TRISE bit (= 1) will make the corresponding PORTE pin an input (i.e., put the corresponding output driver in a Hi-Impedance mode). Clearing a TRISE bit (= 0) will make the corresponding PORTE pin an output (i.e., put the contents of the output latch on the selected pin).

The Data Latch register (LATE) is also memory mapped. Read-modify-write operations on the LATE register reads and writes the latched output value for PORTE.

PORTE has three pins (RE0/RD/AN5, RE1/WR/AN6 and RE2/CS/AN7) which are individually configurable as inputs or outputs. These pins have Schmitt Trigger input buffers.

Register 9-1 shows the TRISE register, which also controls the parallel slave port operation.

PORTE pins are multiplexed with analog inputs. When selected as an analog input, these pins will read as '0's.

TRISE controls the direction of the RE pins, even when they are being used as analog inputs. The user must make sure to keep the pins configured as inputs when using them as analog inputs.


Note: On a Power-on Reset, these pins are configured as analog inputs.

EXAMPLE 9-5: INITIALIZING PORTE

CLRF	PORTE	; Initialize PORTE by
		; clearing output
		; data latches
CLRF	LATE	; Alternate method
		; to clear output
		; data latches
MOVLW	0x07	; Configure A/D
MOVWF	ADCON1	; for digital inputs
MOVLW	0x05	; Value used to
		; initialize data
		; direction
MOVWF	TRISE	; Set RE<0> as inputs
		; RE<1> as outputs
		; RE<2> as inputs

FIGURE 9-9:

PORTE BLOCK DIAGRAM IN I/O PORT MODE



Note 1: I/O pins have diode protection to VDD and VSS.

REGISTER 9-1: TRISE REGISTER

	R-0	R-0	R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1					
	IBF	OBF	IBOV	PSPMODE	—	TRISE2	TRISE1	TRISE0					
	bit 7							bit 0					
bit 7		Buffer Full S				0011							
		 1 = A word has been received and waiting to be read by the CPU 0 = No word has been received 											
bit 6	OBF : Output Buffer Full Status bit												
5.10		1 = The output buffer still holds a previously written word											
	0 = The output buffer has been read												
bit 5	•			ct bit (in Micro		,							
		occurred w be cleared in		iously input wo	ord has not	been read							
	•	erflow occuri	,										
bit 4	PSPMODE	: Parallel S	lave Port M	lode Select bit									
		1 = Parallel Slave Port mode											
		al purpose l/											
bit 3	-	ented: Rea											
bit 2		E2 Directior	n Control b	it									
	1 = mput 0 = Output	1 = Input 0 = Output											
bit 1	•	E1 Directior	Control b	it									
	1 = Input												
	0 = Output												
bit 0		E0 Directior	n Control b	it									
	1 = Input 0 = Output												
	Legend:												
	R = Reada	ble bit	W = '	Writable bit	U = Unim	plemented	bit, read as	ʻ0'					
	- n = Value			Bit is set	'0' = Bit is	-	x = Bit is u						
			• -										

Name	Bit#	Buffer Type	Function
RE0/RD/AN5	bit0	ST/TTL ⁽¹⁾	Input/output port pin or read control input in Parallel Slave Port mode or analog input: RD
			1 = Not a read operation0 = Read operation. Reads PORTD register (if chip selected).
RE1/WR/AN6	bit1	ST/TTL ⁽¹⁾	Input/output port pin or write control input in Parallel Slave Port mode or analog input: WR 1 = Not a write operation 0 = Write operation. Writes PORTD register (if chip selected).
RE2/CS/AN7	bit2	ST/TTL ⁽¹⁾	Input/output port pin or chip select control input in Parallel Slave Port mode or analog input: <u>CS</u> 1 = Device is not selected 0 = Device is selected

TABLE 9-9: PORTE FUNCTIONS

Legend: ST = Schmitt Trigger input, TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffers when in Parallel Slave Port mode.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on All Other RESETS
PORTE	_	—	_	_	_	RE2	RE1	RE0	000	000
LATE	—	—		—	-	LATE Data	Output Reg	ister	xxx	uuu
TRISE	IBF	OBF	IBOV	PSPMODE	_	PORTE Data Direction bits			0000 -111	0000 -111
ADCON1	ADFM	ADCS2			PCFG3	PCFG2	PCFG1	PCFG0	00 0000	00 0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PORTE.

9.6 Parallel Slave Port

The Parallel Slave Port is implemented on the 40-pin devices only (PIC18F4X2).

PORTD operates as an 8-bit wide Parallel Slave Port, or microprocessor port when control bit, PSPMODE (TRISE<4>) is set. It is asynchronously readable and writable by the external world through RD control input pin, RE0/RD and WR control input pin, RE1/WR.

It can directly interface to an 8-bit microprocessor data bus. The external microprocessor can read or write the PORTD latch as an 8-bit latch. Setting bit PSPMODE enables port pin RE0/RD to be the RD input, <u>RE1/WR</u> to be the WR input and RE2/CS to be the CS (chip select) input. For this functionality, the corresponding data direction bits of the TRISE register (TRISE<2:0>) must be configured as inputs (set). The A/D port configuration bits PCFG2:PCFG0 (ADCON1<2:0>) must be set, which will configure pins RE2:RE0 as digital I/O.

A write to the PSP occurs when both the \overline{CS} and \overline{WR} lines are first detected low. A read from the PSP occurs when both the \overline{CS} and \overline{RD} lines are first detected low.

The PORTE I/O pins become control inputs for the microprocessor port when bit PSPMODE (TRISE<4>) is set. In this mode, the user must make sure that the TRISE<2:0> bits are set (pins are configured as digital inputs), and the ADCON1 is configured for digital I/O. In this mode, the input buffers are TTL.





FIGURE 9-11: PARALLEL SLAVE PORT WRITE WAVEFORMS






TABLE 9-11: REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on All Other RESETS
PORTD	Port Data	Latch whe	n written; F	Port pins when	read				xxxx xxxx	uuuu uuuu
LATD	LATD Data	a Output b	xxxx xxxx	uuuu uuuu						
TRISD	PORTD D	ata Directi	1111 1111	1111 1111						
PORTE	—	_	_	_	_	RE2	RE1	RE0	000	000
LATE	—	_	_	_		LATE Data Output bits			xxx	uuu
TRISE	IBF	OBF	IBOV	PSPMODE	_	PORTE D	ata Direction	n bits	0000 -111	0000 -111
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IF	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
ADCON1	ADFM	ADCS2	—	—	PCFG3	PCFG2	PCFG1	PCFG0	00 0000	00 0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Parallel Slave Port.

NOTES:

10.0 TIMER0 MODULE

The Timer0 module has the following features:

- Software selectable as an 8-bit or 16-bit timer/ counter
- Readable and writable
- · Dedicated 8-bit software programmable prescaler
- Clock source selectable to be external or internal
- Interrupt-on-overflow from FFh to 00h in 8-bit mode and FFFFh to 0000h in 16-bit mode
- Edge select for external clock


Figure 10-1 shows a simplified block diagram of the Timer0 module in 8-bit mode and Figure 10-2 shows a simplified block diagram of the Timer0 module in 16-bit mode.

The T0CON register (Register 10-1) is a readable and writable register that controls all the aspects of Timer0, including the prescale selection.


REGISTER 10-1: TOCON: TIMER0 CONTROL REGISTER

	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1				
	TMR0ON	T08BIT	T0CS	T0SE	PSA	T0PS2	T0PS1	T0PS0				
	bit 7							bit 0				
bit 7		Timer0 On/O	ff Control bit									
	1 = Enable 0 = Stops T											
bit 6	T08BIT: Tir	ner0 8-bit/16-	bit Control b	it								
		is configured is configured										
bit 5	TOCS: Time	TOCS: Timer0 Clock Source Select bit										
	1 = Transition on T0CKI pin0 = Internal instruction cycle clock (CLKO)											
bit 4	TOSE: Time	er0 Source E	dge Select bi	it								
		 1 = Increment on high-to-low transition on T0CKI pin 0 = Increment on low-to-high transition on T0CKI pin 										
bit 3	PSA: Time	r0 Prescaler /	Assignment b	oit								
		prescaler is prescaler is a										
bit 2-0	T0PS2:T0F	°SO : Timer0 F	Prescaler Sel	lect bits								
		6 prescale va										
		8 prescale va										
		prescale valu										
		prescale valu										
	010 = 1:8	prescale valu	he									
		prescale valu										
	000 = 12	prescale valu	he									
	Legend:											
	R = Readal	ole bit	W = Writa	able bit	U = Unimple	emented b	it, read as '()'				
	- n = Value	at POR	'1' = Bit is	s set	'0' = Bit is c	leared	x = Bit is ur	nknown				

FIGURE 10-1: TIMER0 BLOCK DIAGRAM IN 8-BIT MODE







10.1 **Timer0 Operation**

Timer0 can operate as a timer or as a counter.

Timer mode is selected by clearing the TOCS bit. In Timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0L register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0L register.

Counter mode is selected by setting the TOCS bit. In Counter mode, Timer0 will increment, either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the Timer0 Source Edge Select bit (T0SE). Clearing the T0SE bit selects the rising edge. Restrictions on the external clock input are discussed below.

When an external clock input is used for Timer0, it must meet certain requirements. The requirements ensure the external clock can be synchronized with the internal phase clock (Tosc). Also, there is a delay in the actual incrementing of Timer0 after synchronization.

10.2 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module. The prescaler is not readable or writable.

The PSA and T0PS2:T0PS0 bits determine the prescaler assignment and prescale ratio.

Clearing bit PSA will assign the prescaler to the Timer0 module. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4,..., 1:256 are selectable.

When assigned to the Timer0 module, all instructions writing to the TMROL register (e.g., CLRF TMRO, MOVWF TMR0, BSF TMR0, x....etc.) will clear the prescaler count.

Note:	Writing to TMR0L when the prescaler is									
	assigned to Timer0 will clear the prescaler									
	count, but will not change the prescaler									
	assignment.									

1021 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control, (i.e., it can be changed "on-the-fly" during program execution).

10.3 **Timer0 Interrupt**

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h in 8-bit mode, or FFFFh to 0000h in 16-bit mode. This overflow sets the TMR0IF bit. The interrupt can be masked by clearing the TMR0IE bit. The TMR0IE bit must be cleared in software by the Timer0 module Interrupt Service Routine before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from SLEEP, since the timer is shut-off during SLEEP.

10.4 **16-Bit Mode Timer Reads and** Writes

TMR0H is not the high byte of the timer/counter in 16-bit mode, but is actually a buffered version of the high byte of Timer0 (refer to Figure 10-2). The high byte of the Timer0 counter/timer is not directly readable nor writable. TMR0H is updated with the contents of the high byte of Timer0 during a read of TMR0L. This provides the ability to read all 16-bits of Timer0 without having to verify that the read of the high and low byte were valid due to a rollover between successive reads of the high and low byte.

A write to the high byte of Timer0 must also take place through the TMR0H buffer register. Timer0 high byte is updated with the contents of TMR0H when a write occurs to TMR0L. This allows all 16-bits of Timer0 to be updated at once.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on All Other RESETS
TMR0L	Timer0 Modu	ule Low Byte F	xxxx xxxx	uuuu uuuu						
TMR0H	Timer0 Module High Byte Register									0000 0000
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	x000 000x	0000 000u
T0CON	TMR0ON	T08BIT	TOCS	TOSE	PSA	T0PS2	T0PS1	T0PS0	1111 1111	1111 1111

TABLE 10-1: **REGISTERS ASSOCIATED WITH TIMER0**

PORTA Data Direction Register

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Timer0.

TRISA

-111 1111

-111 1111

NOTES:

11.0 TIMER1 MODULE

The Timer1 module timer/counter has the following features:

- 16-bit timer/counter (two 8-bit registers; TMR1H and TMR1L)
- Readable and writable (both registers)
- Internal or external clock select
- Interrupt-on-overflow from FFFFh to 0000h
- RESET from CCP module special event trigger

Figure 11-1 is a simplified block diagram of the Timer1 module.

Register 11-1 details the Timer1 control register. This register controls the Operating mode of the Timer1 module, and contains the Timer1 oscillator enable bit (T1OSCEN). Timer1 can be enabled or disabled by setting or clearing control bit TMR1ON (T1CON<0>).

REGISTER 11-1: T1CON: TIMER1 CONTROL REGISTER

	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0						
	RD16	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N						
	bit 7							bit 0						
bit 7			/rite Mode El		ne 16-bit oper	ration								
		•			vo 8-bit opera									
bit 6	Unimplem	•												
bit 5-4	-			ut Clock Pres	cale Select bit	ts								
	11 = 1:8 P		-											
	10 = 1:4 P													
	01 = 1:2 P 00 = 1:1 P													
bit 3		T1OSCEN: Timer1 Oscillator Enable bit												
	1 = Timer1 Oscillator is enabled													
			is shut-off	dhaal raaiata	r are turned a	ff to olimino	to power dre	lin						
bit 2					or are turned o		te power dia	alf1.						
	When TMF			nput Syncint										
			ze external c	lock input										
	0 = Synch	ronize exte	rnal clock in	put										
	When TMF													
		-			ck when TMR	1CS = 0.								
bit 1			ock Source S											
	1 = Extern 0 = Interna			1080/1130	KI (on the risir	ng edge)								
bit 0	TMR1ON:	Timer1 Or	n bit											
	1 = Enable													
	0 = Stops	limer1												
	Legend:													
	R = Reada	able bit	W =	Writable bit	U = Unim	plemented	bit, read as '	0'						
	- n = Value	e at POR	'1' =	Bit is set	'0' = Bit is	s cleared	x = Bit is ι	Inknown						

11.1 Timer1 Operation

Timer1 can operate in one of these modes:


- As a timer
- As a synchronous counter
- As an asynchronous counter

The Operating mode is determined by the clock select bit, TMR1CS (T1CON<1>).

When TMR1CS = 0, Timer1 increments every instruction cycle. When TMR1CS = 1, Timer1 increments on every rising edge of the external clock input or the Timer1 oscillator, if enabled.

When the Timer1 oscillator is enabled (T1OSCEN is set), the RC1/T1OSI and RC0/T1OSO/T1CKI pins become inputs. That is, the TRISC<1:0> value is ignored, and the pins are read as '0'.

Timer1 also has an internal "RESET input". This RESET can be generated by the CCP module (Section 14.0).








FIGURE 11-1: TIMER1 BLOCK DIAGRAM

11.2 Timer1 Oscillator

A crystal oscillator circuit is built-in between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit T1OSCEN (T1CON<3>). The oscillator is a low power oscillator rated up to 200 kHz. It will continue to run during SLEEP. It is primarily intended for a 32 kHz crystal. Table 11-1 shows the capacitor selection for the Timer1 oscillator.

The user must provide a software time delay to ensure proper start-up of the Timer1 oscillator.

TABLE 11-1: CAPACITOR SELECTION FOR THE ALTERNATE OSCILLATOR

Osc Type	Freq	C1	C2					
LP	32 kHz	TBD ⁽¹⁾	TBD ⁽¹⁾					
Crystal to be Tested:								
32.768 kHz Epson C-001R32.768K-A ± 20 PPM								

- **Note 1:** Microchip suggests 33 pF as a starting point in validating the oscillator circuit.
 - 2: Higher capacitance increases the stability of the oscillator, but also increases the start-up time.
 - **3:** Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
 - 4: Capacitor values are for design guidance only.

11.3 Timer1 Interrupt

The TMR1 Register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR1 Interrupt, if enabled, is generated on overflow, which is latched in interrupt flag bit TMR1IF (PIR1<0>). This interrupt can be enabled/disabled by setting/ clearing TMR1 interrupt enable bit, TMR1IE (PIE1<0>).

11.4 Resetting Timer1 using a CCP Trigger Output

If the CCP module is configured in Compare mode to generate a "special event trigger" (CCP1M3:CCP1M0 = 1011), this signal will reset Timer1 and start an A/D conversion (if the A/D module is enabled).

Note:	The spe	cial e	event	trigg	ers from tl	he CC	P1				
	module will not set interrupt flag I										
	TMR1IF (PIR1<0>).										

Timer1 must be configured for either Timer or Synchronized Counter mode to take advantage of this feature. If Timer1 is running in Asynchronous Counter mode, this RESET operation may not work.

In the event that a write to Timer1 coincides with a special event trigger from CCP1, the write will take precedence.

In this mode of operation, the CCPR1H:CCPR1L registers pair effectively becomes the period register for Timer1.

11.5 Timer1 16-Bit Read/Write Mode

Timer1 can be configured for 16-bit reads and writes (see Figure 11-2). When the RD16 control bit (T1CON<7>) is set, the address for TMR1H is mapped to a buffer register for the high byte of Timer1. A read from TMR1L will load the contents of the high byte of Timer1 into the Timer1 high byte buffer. This provides the user with the ability to accurately read all 16-bits of Timer1 without having to determine whether a read of the high byte followed by a read of the low byte is valid, due to a rollover between reads.

A write to the high byte of Timer1 must also take place through the TMR1H buffer register. Timer1 high byte is updated with the contents of TMR1H when a write occurs to TMR1L. This allows a user to write all 16 bits to both the high and low bytes of Timer1 at once.

The high byte of Timer1 is not directly readable or writable in this mode. All reads and writes must take place through the Timer1 high byte buffer register. Writes to TMR1H do not clear the Timer1 prescaler. The prescaler is only cleared on writes to TMR1L.

TABLE 11-2: REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Valu POR,			e on Other ETS
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000	000x	0000	000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000	0000	0000	0000
TMR1L	Holding Reg	gister for the	Least Signi	ficant Byte o	of the 16-bit	TMR1 Regi	ster		xxxx	xxxx	uuuu	uuuu
TMR1H	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register									xxxx	uuuu	uuuu
T1CON	RD16	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0-00	0000	u-uu	uuuu

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18F2X2 devices; always maintain these bits clear.

12.0 TIMER2 MODULE

The Timer2 module timer has the following features:

- 8-bit timer (TMR2 register)
- 8-bit period register (PR2)
- Readable and writable (both registers)
- Software programmable prescaler (1:1, 1:4, 1:16)
- Software programmable postscaler (1:1 to 1:16)
- Interrupt on TMR2 match of PR2
- SSP module optional use of TMR2 output to generate clock shift

Timer2 has a control register shown in Register 12-1. Timer2 can be shut-off by clearing control bit TMR2ON (T2CON<2>) to minimize power consumption. Figure 12-1 is a simplified block diagram of the Timer2 module. Register 12-1 shows the Timer2 control register. The prescaler and postscaler selection of Timer2 are controlled by this register.

12.1 Timer2 Operation

Timer2 can be used as the PWM time-base for the PWM mode of the CCP module. The TMR2 register is readable and writable, and is cleared on any device RESET. The input clock (Fosc/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits T2CKPS1:T2CKPS0 (T2CON<1:0>). The match output of TMR2 goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR2 interrupt (latched in flag bit TMR2IF, (PIR1<1>)).

The prescaler and postscaler counters are cleared when any of the following occurs:

- · a write to the TMR2 register
- a write to the T2CON register
- any device RESET (Power-on Reset, MCLR Reset, Watchdog Timer Reset, or Brown-out Reset)

TMR2 is not cleared when T2CON is written.

REGISTER 12-1: T2CON: TIMER2 CONTROL REGISTER

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0
bit 7							bit 0

bit 7 Unimplemented: Read as '0'

bit 6-3 TOUTPS3:TOUTPS0: Timer2 Output Postscale Select bits

0000 = 1:1 Postsca	le
0001 = 1:2 Postsca	le
•	

•

bit 2

- •
- 1111 = 1:16 Postscale
- TMR2ON: Timer2 On bit
 - 1 = Timer2 is on
 - 0 = Timer2 is off
- bit 1-0 T2CKPS1:T2CKPS0: Timer2 Clock Prescale Select bits
 - 00 = Prescaler is 1
 - 01 = Prescaler is 4
 - 1x = Prescaler is 16

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

12.2 **Timer2 Interrupt**

FIGURE 12-1:

The Timer2 module has an 8-bit period register, PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to FFh upon RESET.



TIMER2 BLOCK DIAGRAM

12.3 Output of TMR2

The output of TMR2 (before the postscaler) is fed to the Synchronous Serial Port module, which optionally uses it to generate the shift clock.




TABLE 12-1: **REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER**

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on All Other RESETS
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
TMR2	Timer2 Mod	dule Register	r						0000 0000	0000 0000
T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
PR2	Timer2 Per	iod Register		1111 1111	1111 1111					

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the Timer2 module.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18F2X2 devices; always maintain these bits clear.

13.0 TIMER3 MODULE

The Timer3 module timer/counter has the following features:

- 16-bit timer/counter (two 8-bit registers; TMR3H and TMR3L)
- Readable and writable (both registers)
- · Internal or external clock select
- Interrupt-on-overflow from FFFFh to 0000h
- RESET from CCP module trigger

Figure 13-1 is a simplified block diagram of the Timer3 module.

Register 13-1 shows the Timer3 control register. This register controls the Operating mode of the Timer3 module and sets the CCP clock source.

Register 11-1 shows the Timer1 control register. This register controls the Operating mode of the Timer1 module, as well as contains the Timer1 oscillator enable bit (T1OSCEN), which can be a clock source for Timer3.

REGISTER 13-1: T3CON: TIMER3 CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON
bit 7							bit 0

bit 7	RD16: 16-bit Read/Writ 1 = Enables register Re 0 = Enables register Re	ad/Write of Timer3 in o	•
bit 6-3	T3CCP2:T3CCP1: Time 1x = Timer3 is the clock 01 = Timer3 is the clock Timer1 is the clock 00 = Timer1 is the clock	source for compare/ca source for compare/ca source for compare/ca	pture CCP modules pture of CCP2, pture of CCP1
bit 5-4	T3CKPS1:T3CKPS0 : T 11 = 1:8 Prescale value 10 = 1:4 Prescale value 01 = 1:2 Prescale value 00 = 1:1 Prescale value	· · · · · · · · · · · · · · · · · · ·	ale Select bits
bit 2	T3SYNC: Timer3 Extend(Not usable if the systemWhen TMR3CS = 1:1 = Do not synchronize0 = Synchronize externationWhen TMR3CS = 0:This bit is ignored. Time	n clock comes from Tirr external clock input al clock input	ier1/Timer3)
bit 1	TMR3CS: Timer3 Clock 1 = External clock input (on the rising edge 0 = Internal clock (Fost	from Timer1 oscillator after the first falling edg	
bit 0	TMR3ON: Timer3 On b 1 = Enables Timer3 0 = Stops Timer3	it	
	Legend:		
	R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'
	- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared x = Bit is unknown

'1' = Bit is set

- n = Value at POR

x = Bit is unknown

13.1 Timer3 Operation

Timer3 can operate in one of these modes:

- As a timer
- As a synchronous counter
- As an asynchronous counter

The Operating mode is determined by the clock select bit, TMR3CS (T3CON<1>).

When TMR3CS = 0, Timer3 increments every instruction cycle. When TMR3CS = 1, Timer3 increments on every rising edge of the Timer1 external clock input or the Timer1 oscillator, if enabled.

When the Timer1 oscillator is enabled (T1OSCEN is set), the RC1/T1OSI and RC0/T1OSO/T1CKI pins become inputs. That is, the TRISC<1:0> value is ignored, and the pins are read as '0'.

Timer3 also has an internal "RESET input". This RESET can be generated by the CCP module (Section 14.0).




FIGURE 13-2: TIMER3 BLOCK DIAGRAM CONFIGURED IN 16-BIT READ/WRITE MODE




FIGURE 13-1: TIMER3 BLOCK DIAGRAM

13.2 Timer1 Oscillator

The Timer1 oscillator may be used as the clock source for Timer3. The Timer1 oscillator is enabled by setting the T1OSCEN (T1CON<3>) bit. The oscillator is a low power oscillator rated up to 200 KHz. See Section 11.0 for further details.

13.3 Timer3 Interrupt

The TMR3 Register pair (TMR3H:TMR3L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR3 Interrupt, if enabled, is generated on overflow, which is latched in interrupt flag bit, TMR3IF (PIR2<1>). This interrupt can be enabled/disabled by setting/clearing TMR3 interrupt enable bit, TMR3IE (PIE2<1>).

13.4 Resetting Timer3 Using a CCP Trigger Output

If the CCP module is configured in Compare mode to generate a "special event trigger" (CCP1M3:CCP1M0 = 1011), this signal will reset Timer3.

Note:	The special event triggers from the CCP										
	module will not set interrupt flag bit,										
	TMR3IF (PIR1<0>).										

Timer3 must be configured for either Timer or Synchronized Counter mode to take advantage of this feature. If Timer3 is running in Asynchronous Counter mode, this RESET operation may not work. In the event that a write to Timer3 coincides with a special event trigger from CCP1, the write will take precedence. In this mode of operation, the CCPR1H:CCPR1L registers pair effectively becomes the period register for Timer3.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on All Other RESETS
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
PIR2	—	_	_	EEIF	BCLIF	LVDIF	TMR3IF	CCP2IF	0 0000	0 0000
PIE2	—	_	_	EEIE	BCLIE	LVDIE	TMR3IE	CCP2IE	0 0000	0 0000
IPR2	—	_	_	EEIP	BCLIP	LVDIP	TMR3IP	CCP2IP	1 1111	1 1111
TMR3L	Holding R	egister for t	he Least Sig	gnificant Byt	e of the 16-b	it TMR3 Re	gister		xxxx xxxx	uuuu uuuu
TMR3H	Holding R	egister for t	he Most Sig	nificant Byte	e of the 16-bi	t TMR3 Reg	gister		xxxx xxxx	uuuu uuuu
T1CON	RD16		T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0-00 0000	u-uu uuuu
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	0000 0000	uuuu uuuu

TABLE 13-1: REGISTERS ASSOCIATED WITH TIMER3 AS A TIMER/COUNTER

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the Timer1 module.

NOTES:

14.0 CAPTURE/COMPARE/PWM (CCP) MODULES

Each CCP (Capture/Compare/PWM) module contains a 16-bit register which can operate as a 16-bit Capture register, as a 16-bit Compare register or as a PWM Master/Slave Duty Cycle register. Table 14-1 shows the timer resources of the CCP Module modes. The operation of CCP1 is identical to that of CCP2, with the exception of the special event trigger. Therefore, operation of a CCP module in the following sections is described with respect to CCP1.

Table 14-2 shows the interaction of the CCP modules.

REGISTER 14-1: CCP1CON REGISTER/CCP2CON REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	_	DCxB1	DCxB0	CCPxM3	CCPxM2	CCPxM1	CCPxM0
bit 7							bit 0

- bit 7-6 Unimplemented: Read as '0'
- bit 5-4 DCxB1:DCxB0: PWM Duty Cycle bit1 and bit0

<u>Capture mode:</u> Unused <u>Compare mode:</u>

Unused

PWM mode:

These bits are the two LSbs (bit1 and bit0) of the 10-bit PWM duty cycle. The upper eight bits (DCx9:DCx2) of the duty cycle are found in CCPRxL.

bit 3-0 CCPxM3:CCPxM0: CCPx Mode Select bits

- 0000 = Capture/Compare/PWM disabled (resets CCPx module)
- 0001 = Reserved
- 0010 = Compare mode, toggle output on match (CCPxIF bit is set)
- 0011 = Reserved
- 0100 = Capture mode, every falling edge
- 0101 = Capture mode, every rising edge
- 0110 = Capture mode, every 4th rising edge
- 0111 = Capture mode, every 16th rising edge
- 1000 = Compare mode,

Initialize CCP pin Low, on compare match force CCP pin High (CCPIF bit is set)

- 1001 = Compare mode, Initialize CCP pin High, on compare match force CCP pin Low (CCPIF bit is set)
 1010 = Compare mode,
- Generate software interrupt on compare match (CCPIF bit is set, CCP pin is unaffected) 1011 = Compare mode,
 - Trigger special event (CCPIF bit is set)
- 11xx = PWM mode

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

14.1 CCP1 Module

Capture/Compare/PWM Register 1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP1. All are readable and writable.

TABLE 14-1: CCP MODE - TIMER RESOURCE

CCP Mode	Timer Resource		
Capture	Timer1 or Timer3		
Compare	Timer1 or Timer3		
PWM	Timer2		

14.2 CCP2 Module

Capture/Compare/PWM Register2 (CCPR2) is comprised of two 8-bit registers: CCPR2L (low byte) and CCPR2H (high byte). The CCP2CON register controls the operation of CCP2. All are readable and writable.

TABLE 14-2: INTERACTION OF TWO CCP MODULES

CCPx Mode	CCPy Mode	Interaction
Capture	Capture	TMR1 or TMR3 time-base. Time-base can be different for each CCP.
Capture	Compare	The compare could be configured for the special event trigger, which clears either TMR1 or TMR3 depending upon which time-base is used.
Compare	Compare	The compare(s) could be configured for the special event trigger, which clears TMR1 or TMR3 depending upon which time-base is used.
PWM	PWM	The PWMs will have the same frequency and update rate (TMR2 interrupt).
PWM	Capture	None
PWM	Compare	None

14.3 Capture Mode

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 or TMR3 registers when an event occurs on pin RC2/CCP1. An event is defined as one of the following:

- every falling edge
- · every rising edge
- every 4th rising edge
- every 16th rising edge

The event is selected by control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). When a capture is made, the interrupt request flag bit CCP1IF (PIR1<2>) is set; it must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value is overwritten by the new captured value.

14.3.1 CCP PIN CONFIGURATION

In Capture mode, the RC2/CCP1 pin should be configured as an input by setting the TRISC<2> bit.

Note:	If the RC2/CCP1 is configured as an out-
	put, a write to the port can cause a capture
	condition.

14.3.2 TIMER1/TIMER3 MODE SELECTION

The timers that are to be used with the capture feature (either Timer1 and/or Timer3) must be running in Timer mode or Synchronized Counter mode. In Asynchronous Counter mode, the capture operation may not work. The timer to be used with each CCP module is selected in the T3CON register.

14.3.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep bit CCP1IE (PIE1<2>) clear to avoid false interrupts and should clear the flag bit, CCP1IF, following any such change in Operating mode.

14.3.4 CCP PRESCALER


There are four prescaler settings, specified by bits CCP1M3:CCP1M0. Whenever the CCP module is turned off or the CCP module is not in Capture mode, the prescaler counter is cleared. This means that any RESET will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared, therefore, the first capture may be from a non-zero prescaler. Example 14-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

EXAMPLE 14-1: CHANGING BETWEEN CAPTURE PRESCALERS

CLRF	CCP1CON, F	;	Turn CCP module off
MOVLW	NEW_CAPT_PS	;	Load WREG with the
		;	new prescaler mode
		;	value and CCP ON
MOVWF	CCP1CON	;	Load CCP1CON with
		;	this value





14.4 Compare Mode

In Compare mode, the 16-bit CCPR1 (CCPR2) register value is constantly compared against either the TMR1 register pair value, or the TMR3 register pair value. When a match occurs, the RC2/CCP1 (RC1/CCP2) pin is:

- driven High
- driven Low
- toggle output (High to Low or Low to High)
- · remains unchanged

The action on the pin is based on the value of control bits CCP1M3:CCP1M0 (CCP2M3:CCP2M0). At the same time, interrupt flag bit CCP1IF (CCP2IF) is set.

14.4.1 CCP PIN CONFIGURATION

The user must configure the CCPx pin as an output by clearing the appropriate TRISC bit.

Note:	Clearing the CCP1CON register will force								
	the RC2/CCP1 compare output latch to the								
	default low level. This is not the PORTC								
	I/O data latch.								

14.4.2 TIMER1/TIMER3 MODE SELECTION

Timer1 and/or Timer3 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

14.4.3 SOFTWARE INTERRUPT MODE

When generate software interrupt is chosen, the CCP1 pin is not affected. Only a CCP interrupt is generated (if enabled).

14.4.4 SPECIAL EVENT TRIGGER


In this mode, an internal hardware trigger is generated, which may be used to initiate an action.

The special event trigger output of CCP1 resets the TMR1 register pair. This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1.

The special trigger output of CCPx resets either the TMR1 or TMR3 register pair. Additionally, the CCP2 Special Event Trigger will start an A/D conversion if the A/D module is enabled.

Note: The special event trigger from the CCP2 module will not set the Timer1 or Timer3 interrupt flag bits.

FIGURE 14-2: COMPARE MODE OPERATION BLOCK DIAGRAM



Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3 Bit 2		Bit 1	Bit 1 Bit 0		Value on POR, BOR		Value on All Other RESETS	
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF	0000	000x	0000	000u	
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000	
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000	
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000	0000	0000	0000	
TRISC	PORTC Da	ata Direction	Register						1111	1111	1111	1111	
TMR1L	Holding Register for the Least Significant Byte of the 16-bit TMR1 Register									xxxx	uuuu	uuuu	
TMR1H	Holding Register for the Most Significant Byte of the 16-bit TMR1 Register								xxxx	xxxx	uuuu	uuuu	
T1CON	RD16	_	T1CKPS1	T1CKPS0	0 T1OSCEN T1SYNC TMR1CS TMR1ON					0000	u-uu	uuuu	
CCPR1L	Capture/Compare/PWM Register1 (LSB)									xxxx	uuuu	uuuu	
CCPR1H	Capture/C	ompare/PWI	M Register1	(MSB)					xxxx	xxxx	uuuu	uuuu	
CCP1CON	_	_	DC1B1	DC1B0	CCP1M3 CCP1M2 CCP1M1 CCP1M0 -					0000	00	0000	
CCPR2L	Capture/C	ompare/PWI	M Register2	(LSB)					xxxx	xxxx	uuuu	uuuu	
CCPR2H	Capture/C	ompare/PWI	M Register2	(MSB)					xxxx	xxxx	uuuu	uuuu	
CCP2CON	_	_	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00	0000	00	0000	
PIR2	_	_	_	EEIE	BCLIF	LVDIF	TMR3IF	CCP2IF	0	0000	0	0000	
PIE2	_		_	EEIF	BCLIE	LVDIE	TMR3IE	CCP2IE	0	0000	0	0000	
IPR2		_	_	EEIP	BCLIP	LVDIP	TMR3IP	CCP2IP	1	1111	1	1111	
TMR3L	Holding Re	egister for th	e Least Sigr	nificant Byte	of the 16-bit	TMR3 Reg	gister		xxxx	xxxx	uuuu	uuuu	
TMR3H	Holding Re	egister for th	e Most Sign	ificant Byte	of the 16-bit	TMR3 Reg	ister		xxxx	xxxx	uuuu	uuuu	
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	0000	0000	uuuu	uuuu	

 $\label{eq:logend: constraint} \mbox{Legend: } x = \mbox{unknown, } u = \mbox{unchanged, - = unimplemented, read as '0'. Shaded cells are not used by Capture and Timer1. }$

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18F2x2 devices; always maintain these bits clear.

14.5 PWM Mode


In Pulse Width Modulation (PWM) mode, the CCP1 pin produces up to a 10-bit resolution PWM output. Since the CCP1 pin is multiplexed with the PORTC data latch, the TRISC<2> bit must be cleared to make the CCP1 pin an output.

Note:	Clearing the CCP1CON register will force
	the CCP1 PWM output latch to the default
	low level. This is not the PORTC I/O data latch.

Figure 14-3 shows a simplified block diagram of the CCP module in PWM mode.


For a step-by-step procedure on how to set up the CCP module for PWM operation, see Section 14.5.3.

FIGURE 14-3: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 14-4) has a time-base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).

FIGURE 14-4: PWM OUTPUT



14.5.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:

PWM frequency is defined as 1 / [PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The CCP1 pin is set (exception: if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is latched from CCPR1L into CCPR1H

Note:	The Timer2 postscaler (see Section 12.0)									
	is not used in the determination of the									
	PWM frequency. The postscaler could be									
	used to have a servo update rate at a									
	different frequency than the PWM output.									

14.5.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available. The CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The following equation is used to calculate the PWM duty cycle in time:

```
PWM duty cycle = (CCPR1L:CCP1CON<5:4>) •
Tosc • (TMR2 prescale value)
```

CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPR1H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read only register.

The CCPR1H register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

When the CCPR1H and 2-bit latch match TMR2 concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCP1 pin is cleared.

The maximum PWM resolution (bits) for a given PWM frequency is given by the equation:

PWM Resolution (max) =
$$\frac{\log\left(\frac{FOSC}{FPWM}\right)}{\log(2)}$$
 bits

Note: If the PWM duty cycle value is longer than the PWM period, the CCP1 pin will not be cleared.

14.5.3 SETUP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- 2. Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON<5:4> bits.
- Make the CCP1 pin an output by clearing the TRISC<2> bit.
- 4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
- 5. Configure the CCP1 module for PWM operation.

TABLE 14-4: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 40 MHz

PWM Frequency	2.44 kHz	9.77 kHz	39.06 kHz	156.25 kHz	312.50 kHz	416.67 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	14	12	10	8	7	6.58

TABLE 14-5: REGISTERS ASSOCIATED WITH PWM AND TIMER2

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		e on BOR	All C	ie on Other SETS
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	0000	000x	0000	000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000	0000	0000	0000
TRISC	PORTC Data Direction Register									1111	1111	1111
TMR2	Timer2 Module Register								0000	0000	0000	0000
PR2	Timer2 Mo	dule Period	Register						1111	1111	1111	1111
T2CON		TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	-000	0000
CCPR1L	Capture/C	ompare/PWI	M Register1	(LSB)					xxxx	xxxx	uuuu	uuuu
CCPR1H	Capture/C	ompare/PWI	M Register1	(MSB)					xxxx	xxxx	uuuu	uuuu
CCP1CON	— — DC1B1 DC1B0 CCP1M3 CCP1M2 CCP1M1 CCP1M0							00	0000	00	0000	
CCPR2L	Capture/Compare/PWM Register2 (LSB)								xxxx	xxxx	uuuu	uuuu
CCPR2H	Capture/Compare/PWM Register2 (MSB)								xxxx	xxxx	uuuu	uuuu
CCP2CON	_	_	DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00	0000	00	0000

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by PWM and Timer2.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18F2X2 devices; always maintain these bits clear.

NOTES:

15.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

15.1 Master SSP (MSSP) Module Overview

The Master Synchronous Serial Port (MSSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I²C)
 - Full Master mode
 - Slave mode (with general address call)

The I^2C interface supports the following modes in hardware:

- Master mode
- Multi-Master mode
- Slave mode

15.2 Control Registers

The MSSP module has three associated registers. These include a status register (SSPSTAT) and two control registers (SSPCON1 and SSPCON2). The use of these registers and their individual configuration bits differ significantly, depending on whether the MSSP module is operated in SPI or I^2C mode.

Additional details are provided under the individual sections.

15.3 SPI Mode

The SPI mode allows 8-bits of data to be synchronously transmitted and received, simultaneously. All four modes of SPI are supported. To accomplish communication, typically three pins are used:


- Serial Data Out (SDO) RC5/SDO
- Serial Data In (SDI) RC4/SDI/SDA
- Serial Clock (SCK) RC3/SCK/SCL/LVDIN

Additionally, a fourth pin may be used when in a Slave mode of operation:

Slave Select (SS) - RA5/SS/AN4

Figure 15-1 shows the block diagram of the MSSP module when operating in SPI mode.





15.3.1 REGISTERS

The MSSP module has four registers for SPI mode operation. These are:

- MSSP Control Register1 (SSPCON1)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible

SSPCON1 and SSPSTAT are the control and status registers in SPI mode operation. The SSPCON1 register is readable and writable. The lower 6 bits of the SSPSTAT are read only. The upper two bits of the SSPSTAT are read/write. SSPSR is the shift register used for shifting data in or out. SSPBUF is the buffer register to which data bytes are written to or read from.

In receive operations, SSPSR and SSPBUF together create a double buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not double buffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

REGISTER 15-1: SSPSTAT: MSSP STATUS REGISTER (SPI MODE)

	R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0			
	SMP	CKE	D/A	Р	S	R/W	UA	BF			
	bit 7	·						bit 0			
bit 7	SMP: Sam	-									
	<u>SPI Master mode:</u> 1 = Input data sampled at end of data output time										
		ata sampled ata sampled									
	<u>SPI Slave</u>	-	at midule of								
		be cleared v	when SPI is	used in Slav	e mode						
bit 6	it 6 CKE: SPI Clock Edge Select										
	When CKP										
		ansmitted or									
	0 = Data training When CKP	ansmitted or	n falling edge	e of SCK							
		<u>ansmitted</u> or	n falling edge	e of SCK							
		ansmitted or									
bit 5	D/A: Data/	Address bit									
	Used in I ² C	C mode only									
bit 4	P: STOP b										
	Used in I ² cleared.	C mode only	/. This bit is	cleared wh	nen the MS	SP module	is disabled	, SSPEN is			
bit 3	S: START	bit									
	Used in I ² C	c mode only									
bit 2	R/W: Read	I/Write bit inf	ormation								
	Used in I ² C	C mode only									
bit 1	UA: Update	e Address									
	Used in I ² C	C mode only									
bit 0	BF: Buffer	Full Status b	it (Receive i	mode only)							
		e complete,									
	0 = Receiv	e not comple	ete, SSPBUI	- is empty							
	Legend:										
	R = Reada	ble bit	W = Writab	le bit	U = Unimr	lemented bi	t read as 'O	,			
	- n = Value		'1' = Bit is s		'0' = Bit is		x = Bit is u				

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 WCOL SSPOV SSPEN CKP SSPM3 SSPM2 SSPM1 SSPM0 bit 7 bit 0 bit 7 WCOL: Write Collision Detect bit (Transmit mode only) 1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software) $0 = No \ collision$ bit 6 SSPOV: Receive Overflow Indicator bit SPI Slave mode: 1 = A new byte is received while the SSPBUF register is still holding the previous data. In case of overflow, the data in SSPSR is lost. Overflow can only occur in Slave mode. The user must read the SSPBUF, even if only transmitting data, to avoid setting overflow (must be cleared in software). 0 = No overflowNote: In Master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPBUF register. **SSPEN:** Synchronous Serial Port Enable bit bit 5 1 = Enables serial port and configures SCK, SDO, SDI, and \overline{SS} as serial port pins 0 = Disables serial port and configures these pins as I/O port pins Note: When enabled, these pins must be properly configured as input or output. bit 4 **CKP:** Clock Polarity Select bit 1 = IDLE state for clock is a high level 0 = IDLE state for clock is a low level bit 3-0 SSPM3:SSPM0: Synchronous Serial Port Mode Select bits 0101 = SPI Slave mode, clock = SCK pin, \overline{SS} pin control disabled, \overline{SS} can be used as I/O pin 0100 = SPI Slave mode, clock = SCK pin, \overline{SS} pin control enabled 0011 = SPI Master mode, clock = TMR2 output/2 0010 = SPI Master mode, clock = Fosc/64

REGISTER 15-2: SSPCON1: MSSP CONTROL REGISTER1 (SPI MODE)

0001 = SPI Master mode, clock = Fosc/16 0000 = SPI Master mode, clock = Fosc/4

Note: Bit combinations not specifically listed here are either reserved, or implemented in I^2C mode only.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented b	oit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

15.3.2 OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPCON1<5:0>) and SSPSTAT<7:6>. These control bits allow the following to be specified:

- Master mode (SCK is the clock output)
- Slave mode (SCK is the clock input)
- Clock Polarity (IDLE state of SCK)
- Data input sample phase (middle or end of data output time)
- Clock edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- Slave Select mode (Slave mode only)

The MSSP consists of a transmit/receive Shift Register (SSPSR) and a buffer register (SSPBUF). The SSPSR shifts the data in and out of the device, MSb first. The SSPBUF holds the data that was written to the SSPSR, until the received data is ready. Once the 8 bits of data have been received, that byte is moved to the SSPBUF register. Then the buffer full detect bit, BF (SSPSTAT<0>), and the interrupt flag bit, SSPIF, are set. This double buffering of the received data (SSPBUF) allows the next byte to start reception before reading the data that was just received. Any write to the

SSPBUF register during transmission/reception of data will be ignored, and the write collision detect bit, WCOL (SSPCON1<7>), will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPBUF register completed successfully.

When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. Buffer full bit, BF (SSPSTAT<0>), indicates when SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, the BF bit is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally, the MSSP Interrupt is used to determine when the transmission/reception has completed. The SSPBUF must be read and/or written. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 15-1 shows the loading of the SSPBUF (SSPSR) for data transmission.

The SSPSR is not directly readable or writable, and can only be accessed by addressing the SSPBUF register. Additionally, the MSSP status register (SSPSTAT) indicates the various status conditions.

EXAMPLE 15-1: LOADING THE SSPBUF (SSPSR) REGISTER

LOOP	BRA	SSPSTAT, BF LOOP SSPBUF, W	;Has data been received(transmit complete)? ;No
	MOVF	SSPBUF, W	;WREG reg = contents of SSPBUF
	MOVWF	RXDATA	;Save in user RAM, if data is meaningful
	MOVF	TXDATA, W	;W reg = contents of TXDATA
	MOVWF	SSPBUF	;New data to xmit

15.3.3 ENABLING SPI I/O

To enable the serial port, SSP Enable bit, SSPEN (SSPCON1<5>), must be set. To reset or reconfigure SPI mode, clear the SSPEN bit, re-initialize the SSPCON registers, and then set the SSPEN bit. This configures the SDI, SDO, SCK, and SS pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed. That is:

- SDI is automatically controlled by the SPI module
- SDO must have TRISC<5> bit cleared
- SCK (Master mode) must have TRISC<3> bit cleared
- SCK (Slave mode) must have TRISC<3> bit set
- SS must have TRISC<4> bit set

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

15.3.4 TYPICAL CONNECTION

Figure 15-2 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCK signal. Data is shifted out of both shift registers on their programmed clock edge, and latched on the opposite edge of the clock. Both processors should be programmed to the same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- Master sends data Slave sends dummy data
- Master sends data Slave sends data
- Master sends dummy data Slave sends data




FIGURE 15-2: SPI MASTER/SLAVE CONNECTION

15.3.5 MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK. The master determines when the slave (Processor 2, Figure 15-2) is to broadcast data by the software protocol.


In Master mode, the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI is only going to receive, the SDO output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "Line Activity Monitor" mode.

The clock polarity is selected by appropriately programming the CKP bit (SSPCON1<4>). This then, would give waveforms for SPI communication as shown in Figure 15-3, Figure 15-5, and Figure 15-6, where the MSB is transmitted first. In Master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 Tcy)
- Fosc/64 (or 16 Tcy)
- Timer2 output/2

This allows a maximum data rate (at 40 MHz) of 10.00 Mbps.

Figure 15-3 shows the waveforms for Master mode. When the CKE bit is set, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPBUF is loaded with the received data is shown.





15.3.6 SLAVE MODE

In Slave mode, the data is transmitted and received as the external clock pulses appear on SCK. When the last bit is latched, the SSPIF interrupt flag bit is set.

While in Slave mode, the external clock is supplied by the external clock source on the SCK pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in SLEEP mode, the slave can transmit/receive data. When a byte is received, the device will wake-up from sleep.

15.3.7 SLAVE SELECT SYNCHRONIZATION

The \overline{SS} pin allows a Synchronous Slave mode. The SPI must be in Slave mode with \overline{SS} pin control enabled (SSPCON1<3:0> = 04h). The pin must not be driven low for the \overline{SS} pin to function as an input. The Data Latch must be high. When the \overline{SS} pin is low, transmission and reception are enabled and the SDO pin is driven. When the \overline{SS} pin goes high, the SDO pin is no

longer driven, even if in the middle of a transmitted byte, and becomes a floating output. External pull-up/ pull-down resistors may be desirable, depending on the application.


Note	1: When the SPI is in Slave mode with \overline{SS}
	pin control enabled (SSPCON<3:0> =
	0100), the SPI module will reset if the \overline{SS}
	pin is set to VDD.

2: If the SPI is used in Slave mode with CKE set, then the SS pin control must be enabled.

When the SPI module resets, the bit counter is forced to 0. This can be done by either forcing the \overline{SS} pin to a high level or clearing the SSPEN bit.

To emulate two-wire communication, the SDO pin can be connected to the SDI pin. When the SPI needs to operate as a receiver the SDO pin can be configured as an input. This disables transmissions from the SDO. The SDI can always be left as an input (SDI function), since it cannot create a bus conflict.

FIGURE 15-4: SLAVE SYNCHRONIZATION WAVEFORM







FIGURE 15-6: SPI MODE WAVEFORM (SLAVE MODE WITH CKE = 1)



17, 1000 1000 1000 10

15.3.8 SLEEP OPERATION

In Master mode, all module clocks are halted and the transmission/reception will remain in that state until the device wakes from SLEEP. After the device returns to Normal mode, the module will continue to transmit/ receive data.

In Slave mode, the SPI transmit/receive shift register operates asynchronously to the device. This allows the device to be placed in SLEEP mode and data to be shifted into the SPI transmit/receive shift register. When all 8 bits have been received, the MSSP interrupt flag bit will be set and if enabled, will wake the device from SLEEP.

15.3.9 EFFECTS OF A RESET

A RESET disables the MSSP module and terminates the current transfer.

15.3.10 BUS MODE COMPATIBILITY

Table 15-1 shows the compatibility between the standard SPI modes and the states the CKP and CKE control bits.

TABLE 15-1: SPI BUS MODES

Standard SPI Mode	Control Bits State				
Terminology	СКР	CKE			
0, 0	0	1			
0, 1	0	0			
1, 0	1	1			
1, 1	1	0			

There is also a SMP bit which controls when the data is sampled.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on All Other RESETS
INTCON	GIE/GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
TRISC	PORTC Dat	PORTC Data Direction Register								1111 1111
SSPBUF	Synchronou	us Serial Po	ort Receive	Buffer/Trai	nsmit Regist	er			xxxx xxxx	uuuu uuuu
SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
TRISA	—	PORTA D	PORTA Data Direction Register						-111 1111	-111 1111
SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000

TABLE 15-2: REGISTERS ASSOCIATED WITH SPI OPERATION

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used by the MSSP in SPI mode.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18C2X2 devices; always maintain these bits clear.

15.4 I²C Mode


The MSSP module in I²C mode fully implements all master and slave functions (including general call support) and provides interrupts on START and STOP bits in hardware to determine a free bus (multi-master function). The MSSP module implements the Standard mode specifications, as well as 7-bit and 10-bit addressing.

Two pins are used for data transfer:

- Serial clock (SCL) RC3/SCK/SCL
- Serial data (SDA) RC4/SDI/SDA

The user must configure these pins as inputs or outputs through the TRISC<4:3> bits.

FIGURE 15-7: MSSP BLOCK DIAGRAM (I²C MODE)



15.4.1 REGISTERS

The MSSP module has six registers for $\mathsf{I}^2\mathsf{C}$ operation. These are:

- MSSP Control Register1 (SSPCON1)
- MSSP Control Register2 (SSPCON2)
- MSSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- MSSP Shift Register (SSPSR) Not directly accessible
- MSSP Address Register (SSPADD)

SSPCON, SSPCON2 and SSPSTAT are the control and status registers in I^2C mode operation. The SSPCON and SSPCON2 registers are readable and writable. The lower 6 bits of the SSPSTAT are read only. The upper two bits of the SSPSTAT are read/ write.

SSPSR is the shift register used for shifting data in or out. SSPBUF is the buffer register to which data bytes are written to or read from.

SSPADD register holds the slave device address when the SSP is configured in I^2C Slave mode. When the SSP is configured in Master mode, the lower seven bits of SSPADD act as the baud rate generator reload value.

In receive operations, SSPSR and SSPBUF together, create a double buffered receiver. When SSPSR receives a complete byte, it is transferred to SSPBUF and the SSPIF interrupt is set.

During transmission, the SSPBUF is not double buffered. A write to SSPBUF will write to both SSPBUF and SSPSR.

REGISTER 15-3: SSPSTAT: MSSP STATUS REGISTER (I²C MODE)

	R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0			
	SMP	CKE	D/A	Р	S	R/W	UA	BF			
	bit 7							bit 0			
it 7	In Master of 1 = Slew r	Rate Contro or Slave mod ate control d ate control e	le: lisabled for \$			00 kHz and	1 MHz)				
it 6	CKE: SMBus Select bit In Master or Slave mode:										
		SMBus spe SMBus spe									
it 5	D/A: Data/ In Master n Reserved	Address bit node:									
		<u>ode:</u> es that the la es that the la									
it 4		it es that a ST(bit was not d			d last						
	Note:	This bit is cl	eared on RE	SET and w	hen SSPEN	is cleared.					
it 3		bit es that a stai `bit was not			last						
	Note:	This bit is cl	eared on RE	SET and w	hen SSPEN	is cleared.					
it 2	R/W : Read/Write bit Information (I ² C mode only)										
	<u>In Slave me</u> 1 = Read 0 = Write	ode:									
	Note:					e last addre: bit, STOP b					
		<u>node:</u> hit is in progr hit is not in pl									
	Note:	ORing this to in IDLE mod		, RSEN, PE	N, RCEN, o	r ACKEN wil	l indicate if t	he MSSP is			
it 1	1 = Indicate	e Address (1 es that the us s does not n	ser needs to	update the	address in t	he SSPADD	register				
it 0	BF: Buffer	Full Status b	it								
		<u>t mode:</u> e complete, e not comple									
	<u>In Receive</u> 1 = Data tra	<u>mode:</u> ansmit in pro	gress (does	not include		d STOP bits STOP bits),					
	Legend:										
	R = Reada	ble bit	W = Writab	le bit	U = Unimp	lemented bit	, read as '0'				
		-									

REGISTER 15-4: SSPCON1: MSSP CONTROL REGISTER1 (I²C MODE)

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| WCOL | SSPOV | SSPEN | CKP | SSPM3 | SSPM2 | SSPM1 | SSPM0 |
| bit 7 | | | | | | | bit 0 |

bit 7 WCOL: Write Collision Detect bit

In Master Transmit mode:

- 1 = A write to the SSPBUF register was attempted while the I²C conditions were not valid for a transmission to be started (must be cleared in software)
- 0 = No collision
- In Slave Transmit mode:
- 1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software)
- 0 = No collision
- In Receive mode (Master or Slave modes):

This is a "don't care" bit

bit 6 SSPOV: Receive Overflow Indicator bit

In Receive mode:

- 1 = A byte is received while the SSPBUF register is still holding the previous byte (must be cleared in software)
- 0 = No overflow

In Transmit mode:

This is a "don't care" bit in Transmit mode

bit 5 SSPEN: Synchronous Serial Port Enable bit

- 1 = Enables the serial port and configures the SDA and SCL pins as the serial port pins
- 0 = Disables serial port and configures these pins as I/O port pins

Note: When enabled, the SDA and SCL pins must be properly configured as input or output.

bit 4 CKP: SCK Release Control bit

- In Slave mode:
- 1 = Release clock
- 0 = Holds clock low (clock stretch), used to ensure data setup time
- In Master mode:

Unused in this mode

SSPM3:SSPM0: Synchronous Serial Port Mode Select bits bit 3-0

- 1111 = I²C Slave mode, 10-bit address with START and STOP bit interrupts enabled
- $1110 = I^2C$ Slave mode, 7-bit address with START and STOP bit interrupts enabled
- $1011 = I^2C$ Firmware Controlled Master mode (Slave IDLE)
- $1000 = I^2C$ Master mode, clock = Fosc / (4 * (SSPADD+1))
- $0111 = I^2C$ Slave mode, 10-bit address
- $0110 = I^2C$ Slave mode. 7-bit address
 - Note: Bit combinations not specifically listed here are either reserved, or implemented in SPI mode only.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

SSPCON2: MSSP CONTROL REGISTER 2 (I²C MODE) R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 GCEN ACKSTAT ACKDT ACKEN RCEN PEN RSEN SEN bit 7 bit 0 bit 7 **GCEN:** General Call Enable bit (Slave mode only) 1 = Enable interrupt when a general call address (0000h) is received in the SSPSR 0 = General call address disabled bit 6 ACKSTAT: Acknowledge Status bit (Master Transmit mode only) 1 = Acknowledge was not received from slave 0 = Acknowledge was received from slave ACKDT: Acknowledge Data bit (Master Receive mode only) bit 5 1 = Not Acknowledge 0 = Acknowledge Note: Value that will be transmitted when the user initiates an Acknowledge sequence at the end of a receive. bit 4 ACKEN: Acknowledge Sequence Enable bit (Master Receive mode only) 1 = Initiate Acknowledge sequence on SDA and SCL pins, and transmit ACKDT data bit. Automatically cleared by hardware. 0 = Acknowledge sequence IDLE bit 3 RCEN: Receive Enable bit (Master mode only) 1 = Enables Receive mode for I^2C 0 = Receive IDLE bit 2 PEN: STOP Condition Enable bit (Master mode only) 1 = Initiate STOP condition on SDA and SCL pins. Automatically cleared by hardware. 0 = STOP condition IDLE bit 1 **RSEN:** Repeated START Condition Enabled bit (Master mode only) 1 = Initiate Repeated START condition on SDA and SCL pins. Automatically cleared by hardware. 0 = Repeated START condition IDLE bit 0 SEN: START Condition Enabled/Stretch Enabled bit In Master mode: 1 = Initiate START condition on SDA and SCL pins. Automatically cleared by hardware. 0 = START condition IDLE In Slave mode: 1 = Clock stretching is enabled for both Slave Transmit and Slave Receive (stretch enabled) 0 = Clock stretching is enabled for slave transmit only (Legacy mode) For bits ACKEN, RCEN, PEN, RSEN, SEN: If the I²C module is not in the IDLE Note: mode, this bit may not be set (no spooling) and the SSPBUF may not be written (or writes to the SSPBUF are disabled). Legend:

W = Writable bit

'1' = Bit is set

R = Readable bit

- n = Value at POR

REGISTER 15-5:

x = Bit is unknown

U = Unimplemented bit, read as '0'

'0' = Bit is cleared

15.4.2 OPERATION

The MSSP module functions are enabled by setting MSSP Enable bit, SSPEN (SSPCON<5>).

The SSPCON1 register allows control of the I²C operation. Four mode selection bits (SSPCON<3:0>) allow one of the following I²C modes to be selected:

- I²C Master mode, clock = OSC/4 (SSPADD +1)
- I²C Slave mode (7-bit address)
- I²C Slave mode (10-bit address)
- I²C Slave mode (7-bit address), with START and STOP bit interrupts enabled
- I²C Slave mode (10-bit address), with START and STOP bit interrupts enabled
- I²C Firmware controlled master operation, slave is IDLE

Selection of any I²C mode, with the SSPEN bit set, forces the SCL and SDA pins to be open drain, provided these pins are programmed to inputs by setting the appropriate TRISC bits. To guarantee proper operation of the module, pull-up resistors must be provided externally to the SCL and SDA pins.

15.4.3 SLAVE MODE

In Slave mode, the SCL and SDA pins must be configured as inputs (TRISC<4:3> set). The MSSP module will override the input state with the output data when required (slave-transmitter).

The I²C Slave mode hardware will always generate an interrupt on an address match. Through the mode select bits, the user can also choose to interrupt on START and STOP bits

When an address is matched or the data transfer after an address match is received, the hardware automatically will generate the Acknowledge (\overline{ACK}) pulse and load the SSPBUF register with the received value currently in the SSPSR register.

Any combination of the following conditions will cause the MSSP module not to give this ACK pulse:

- The buffer full bit BF (SSPSTAT<0>) was set before the transfer was received.
- The overflow bit SSPOV (SSPCON<6>) was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF (PIR1<3>) is set. The BF bit is cleared by reading the SSPBUF register, while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the I^2C specification, as well as the requirement of the MSSP module, are shown in timing parameter 100 and parameter 101.

15.4.3.1 Addressing

Once the MSSP module has been enabled, it waits for a START condition to occur. Following the START condition, the 8-bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match, and the BF and SSPOV bits are clear, the following events occur:

- 1. The SSPSR register value is loaded into the SSPBUF register.
- 2. The buffer full bit BF is set.
- 3. An ACK pulse is generated.
- 4. MSSP interrupt flag bit, SSPIF (PIR1<3>) is set (interrupt is generated if enabled) on the falling edge of the ninth SCL pulse.

In 10-bit Address mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/\overline{W} (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address, the first byte would equal '11110 A9 A8 0', where 'A9' and 'A8' are the two MSbs of the address. The sequence of events for 10-bit address is as follows, with steps 7 through 9 for the slave-transmitter:

- 1. Receive first (high) byte of Address (bits SSPIF,
- BF and bit UA (SSPSTAT<1>) are set).
- 2. Update the SSPADD register with second (low) byte of Address (clears bit UA and releases the SCL line).
- 3. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 4. Receive second (low) byte of Address (bits SSPIF, BF, and UA are set).
- 5. Update the SSPADD register with the first (high) byte of Address. If match releases SCL line, this will clear bit UA.
- 6. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 7. Receive Repeated START condition.
- 8. Receive first (high) byte of Address (bits SSPIF and BF are set).
- 9. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.

15.4.3.2 Reception

When the R/\overline{W} bit of the address byte is clear and an address match occurs, the R/\overline{W} bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register and the SDA line is held low (ACK).

When the address byte overflow condition exists, then the no Acknowledge (ACK) pulse is given. An overflow condition is defined as either bit BF (SSPSTAT<0>) is set, or bit SSPOV (SSPCON1<6>) is set.

An MSSP interrupt is generated for each data transfer byte. Flag bit SSPIF (PIR1<3>) must be cleared in software. The SSPSTAT register is used to determine the status of the byte.


If SEN is enabled (SSPCON1<0>=1), RC3/SCK/SCL will be held low (clock stretch) following each data transfer. The clock must be released by setting bit CKP (SSPCON<4>). See Section 15.4.4 ("Clock Stretching"), for more detail.

15.4.3.3 Transmission

When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The ACK pulse will be sent on the ninth bit and pin RC3/SCK/SCL is held low, regardless of SEN (see "Clock Stretching", Section 15.4.4, for more detail). By stretching the clock, the master will be unable to assert another clock pulse until the slave is done preparing the transmit data. The transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then pin RC3/ SCK/SCL should be enabled by setting bit CKP (SSPCON1<4>). The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 15-9).


The ACK pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line is high (not ACK), then the data transfer is complete. In this case, when the ACK is latched by the slave, the slave logic is reset (resets SSPSTAT register) and the slave monitors for another occurrence of the START bit. If the SDA line was low (ACK), the next transmit data must be loaded into the SSPBUF register. Again, pin RC3/SCK/SCL must be enabled by setting bit CKP.


An MSSP interrupt is generated for each data transfer byte. The SSPIF bit must be cleared in software and the SSPSTAT register is used to determine the status of the byte. The SSPIF bit is set on the falling edge of the ninth clock pulse.






I²C SLAVE MODE TIMING (TRANSMISSION, 7-BIT ADDRESS)







15.4.4 CLOCK STRETCHING

Both 7- and 10-bit Slave modes implement automatic clock stretching during a transmit sequence.

The SEN bit (SSPCON2<0>) allows clock stretching to be enabled during receives. Setting SEN will cause the SCL pin to be held low at the end of each data receive sequence.

15.4.4.1 Clock Stretching for 7-bit Slave Receive Mode (SEN = 1)

In 7-bit Slave Receive mode, on the falling edge of the ninth clock at the end of the ACK sequence, if the BF bit is set, the CKP bit in the SSPCON1 register is automatically cleared, forcing the SCL output to be held low. The CKP being cleared to '0' will assert the SCL line low. The CKP bit must be set in the user's ISR before reception is allowed to continue. By holding the SCL line low, the user has time to service the ISR and read the contents of the SSPBUF before the master device can initiate another receive sequence. This will prevent buffer overruns from occurring (see Figure 15-13).

- Note 1: If the user reads the contents of the SSPBUF before the falling edge of the ninth clock, thus clearing the BF bit, the CKP bit will not be cleared and clock stretching will not occur.
 - 2: The CKP bit can be set in software, regardless of the state of the BF bit. The user should be careful to clear the BF bit in the ISR before the next receive sequence, in order to prevent an overflow condition.

15.4.4.2 Clock Stretching for 10-bit Slave Receive Mode (SEN = 1)

In 10-bit Slave Receive mode, during the address sequence, clock stretching automatically takes place but CKP is not cleared. During this time, if the UA bit is set after the ninth clock, clock stretching is initiated. The UA bit is set after receiving the upper byte of the 10-bit address, and following the receive of the second byte of the 10-bit address with the R/W bit cleared to '0'. The release of the clock line occurs upon updating SSPADD. Clock stretching will occur on each data receive sequence as described in 7-bit mode.

Note: If the user polls the UA bit and clears it by updating the SSPADD register before the falling edge of the ninth clock occurs, and if the user hasn't cleared the BF bit by reading the SSPBUF register before that time, then the CKP bit will still NOT be asserted low. Clock stretching on the basis of the state of the BF bit only occurs during a data sequence, not an address sequence.

15.4.4.3 Clock Stretching for 7-bit Slave Transmit Mode

7-bit Slave Transmit mode implements clock stretching by clearing the CKP bit after the falling edge of the ninth clock, if the BF bit is clear. This occurs, regardless of the state of the SEN bit.

The user's ISR must set the CKP bit before transmission is allowed to continue. By holding the SCL line low, the user has time to service the ISR and load the contents of the SSPBUF before the master device can initiate another transmit sequence (see Figure 15-9).


Note 1: If the user loads the contents of SSPBUF, setting the BF bit before the falling edge of the ninth clock, the CKP bit will not be cleared and clock stretching will not occur.
2: The CKP bit can be set in software, regardless of the state of the BF bit.


15.4.4.4 Clock Stretching for 10-bit Slave Transmit Mode

In 10-bit Slave Transmit mode, clock stretching is controlled during the first two address sequences by the state of the UA bit, just as it is in 10-bit Slave Receive mode. The first two addresses are followed by a third address sequence, which contains the high order bits of the 10-bit address and the R/W bit set to '1'. After the third address sequence is performed, the UA bit is not set, the module is now configured in Transmit mode, and clock stretching is controlled by the BF flag, as in 7-bit Slave Transmit mode (see Figure 15-11).


15.4.4.5 Clock Synchronization and the CKP bit


If a user clears the CKP bit, the SCL output is forced to '0'. Setting the CKP bit will not assert the SCL output low until the SCL output is already sampled low. If the user attempts to drive SCL low, the CKP bit will not assert the SCL line until an external I^2C master device has already asserted the SCL line. The SCL output will remain low until the CKP bit is set, and all other devices on the I^2C bus have de-asserted SCL. This ensures that a write to the CKP bit will not violate the minimum high time requirement for SCL (see Figure 15-12).





PIC18FXX2





15.4.5 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the I^2C bus is such that the first byte after the START condition usually determines which device will be the slave addressed by the master. The exception is the general call address, which can address all devices. When this address is used, all devices should, in theory, respond with an Acknowledge.


The general call address is one of eight addresses reserved for specific purposes by the I²C protocol. It consists of all 0's with R/W = 0.

The general call address is recognized when the General Call Enable bit (GCEN) is enabled (SSPCON2<7> set). Following a START bit detect, 8-bits are shifted into the SSPSR and the address is compared against the SSPADD. It is also compared to the general call address and fixed in hardware. If the general call address matches, the SSPSR is transferred to the SSPBUF, the BF flag bit is set (eighth bit), and on the falling edge of the ninth bit (ACK bit), the SSPIF interrupt flag bit is set.

When the interrupt is serviced, the source for the interrupt can be checked by reading the contents of the SSPBUF. The value can be used to determine if the address was device specific or a general call address.

In 10-bit mode, the SSPADD is required to be updated for the second half of the address to match, and the UA bit is set (SSPSTAT<1>). If the general call address is sampled when the GCEN bit is set, while the slave is configured in 10-bit Address mode, then the second half of the address is not necessary, the UA bit will not be set, and the slave will begin receiving data after the Acknowledge (Figure 15-15).





15.4.6 MASTER MODE

Master mode is enabled by setting and clearing the appropriate SSPM bits in SSPCON1 and by setting the SSPEN bit. In Master mode, the SCL and SDA lines are manipulated by the MSSP hardware.

Master mode of operation is supported by interrupt generation on the detection of the START and STOP conditions. The STOP (P) and START (S) bits are cleared from a RESET or when the MSSP module is disabled. Control of the l^2C bus may be taken when the P bit is set or the bus is IDLE, with both the S and P bits clear.

In Firmware Controlled Master mode, user code conducts all I^2C bus operations based on START and STOP bit conditions.

Once Master mode is enabled, the user has six options.


- 1. Assert a START condition on SDA and SCL.
- 2. Assert a Repeated START condition on SDA and SCL.
- 3. Write to the SSPBUF register initiating transmission of data/address.
- 4. Configure the I^2C port to receive data.
- 5. Generate an Acknowledge condition at the end of a received byte of data.
- 6. Generate a STOP condition on SDA and SCL.

Note: The MSSP Module, when configured in I²C Master mode, does not allow queueing of events. For instance, the user is not allowed to initiate a START condition and immediately write the SSPBUF register to initiate transmission before the START condition is complete. In this case, the SSPBUF will not be written to and the WCOL bit will be set, indicating that a write to the SSPBUF did not occur.

The following events will cause SSP interrupt flag bit, SSPIF, to be set (SSP interrupt if enabled):

- START condition
- STOP condition
- Data transfer byte transmitted/received
- Acknowledge Transmit
- Repeated START

FIGURE 15-16: MSSP BLOCK DIAGRAM (I²C MASTER MODE)



15.4.6.1 I²C Master Mode Operation

The master device generates all of the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a Repeated START condition. Since the Repeated START condition is also the beginning of the next serial transfer, the I^2C bus will not be released.

In Master Transmitter mode, serial data is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write (R/W) bit. In this case, the R/W bit will be logic '0'. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an Acknowledge bit is received. START and STOP conditions are output to indicate the beginning and the end of a serial transfer.

In Master Receive mode, the first byte transmitted contains the slave address of the transmitting device (7 bits) and the R/W bit. In this case, the R/W bit will be logic '1'. Thus, the first byte transmitted is a 7-bit slave address followed by a '1' to indicate receive bit. Serial data is received via SDA, while SCL outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an Acknowledge bit is transmitted. START and STOP conditions indicate the beginning and end of transmission.

The baud rate generator used for the SPI mode operation is used to set the SCL clock frequency for either 100 kHz, 400 kHz or 1 MHz I^2C operation. See Section 15.4.7 ("Baud Rate Generator"), for more detail. A typical transmit sequence would go as follows:

- 1. The user generates a START condition by setting the START enable bit, SEN (SSPCON2<0>).
- SSPIF is set. The MSSP module will wait the required start time before any other operation takes place.
- 3. The user loads the SSPBUF with the slave address to transmit.
- 4. Address is shifted out the SDA pin until all 8 bits are transmitted.
- 5. The MSSP Module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- 6. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 7. The user loads the SSPBUF with eight bits of data.
- 8. Data is shifted out the SDA pin until all 8 bits are transmitted.
- 9. The MSSP Module shifts in the ACK bit from the slave device and writes its value into the SSPCON2 register (SSPCON2<6>).
- 10. The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- 11. The user generates a STOP condition by setting the STOP enable bit PEN (SSPCON2<2>).
- 12. Interrupt is generated once the STOP condition is complete.

15.4.7 BAUD RATE GENERATOR

In I²C Master mode, the baud rate generator (BRG) reload value is placed in the lower 7 bits of the SSPADD register (Figure 15-17). When a write occurs to SSPBUF, the baud rate generator will automatically begin counting. The BRG counts down to 0 and stops until another reload has taken place. The BRG count is decremented twice per instruction cycle (Tcr) on the Q2 and Q4 clocks. In I²C Master mode, the BRG is reloaded automatically.

Once the given operation is complete (i.e., transmission of the last data bit is followed by \overline{ACK}), the internal clock will automatically stop counting and the SCL pin will remain in its last state.

Table 15-3 demonstrates clock rates based on instruction cycles and the BRG value loaded into SSPADD.

FIGURE 15-17: BAUD RATE GENERATOR BLOCK DIAGRAM




TABLE 15-3: I²C CLOCK RATE W/BRG

Fcy	Fcy*2	BRG Value	FscL ⁽²⁾ (2 Rollovers of BRG)
10 MHz	20 MHz	19h	400 kHz ⁽¹⁾
10 MHz	20 MHz	20h	312.5 kHz
10 MHz	20 MHz	3Fh	100 kHz
4 MHz	8 MHz	0Ah	400 kHz ⁽¹⁾
4 MHz	8 MHz	0Dh	308 kHz
4 MHz	8 MHz	28h	100 kHz
1 MHz	2 MHz	03h	333 kHz ⁽¹⁾
1 MHz	2 MHz	0Ah	100kHz
1 MHz	2 MHz	00h	1 MHz ⁽¹⁾

Note 1: The I²C interface does not conform to the 400 kHz I²C specification (which applies to rates greater than 100 kHz) in all details, but may be used with care where higher rates are required by the application.


2: Actual frequency will depend on bus conditions. Theoretically, bus conditions will add rise time and extend low time of clock period, producing the effective frequency.

15.4.7.1 Clock Arbitration

Clock arbitration occurs when the master, during any receive, transmit or Repeated START/STOP condition, de-asserts the SCL pin (SCL allowed to float high). When the SCL pin is allowed to float high, the baud rate generator (BRG) is suspended from counting until the SCL pin is actually sampled high. When the SCL pin is

sampled high, the baud rate generator is reloaded with the contents of SSPADD<6:0> and begins counting. This ensures that the SCL high time will always be at least one BRG rollover count, in the event that the clock is held low by an external device (Figure 15-18).





15.4.8 I²C MASTER MODE START CONDITION TIMING

To initiate a START condition, the user sets the START condition enable bit, SEN (SSPCON2<0>). If the SDA and SCL pins are sampled high, the baud rate generator is reloaded with the contents of SSPADD<6:0> and starts its count. If SCL and SDA are both sampled high when the baud rate generator times out (TBRG), the SDA pin is driven low. The action of the SDA being driven low, while SCL is high, is the START condition and causes the S bit (SSPSTAT<3>) to be set. Following this, the baud rate generator is reloaded with the contents of SSPADD<6:0> and resumes its count. When the baud rate generator times out (TBRG), the SEN bit (SSPCON2<0>) will be automatically cleared by hardware, the baud rate generator is suspended, leaving the SDA line held low and the START condition is complete.


Note: If at the beginning of the START condition, the SDA and SCL pins are already sampled low, or if during the START condition the SCL line is sampled low before the SDA line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag, BCLIF is set, the START condition is aborted, and the I²C module is reset into its IDLE state.

FIGURE 15-19: FIRST START BIT TIMING



If the user writes the SSPBUF when a START sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing to the lower 5 bits of SSPCON2 is disabled until the START condition is complete.



15.4.9 I²C MASTER MODE REPEATED START CONDITION TIMING

A Repeated START condition occurs when the RSEN bit (SSPCON2<1>) is programmed high and the I²C logic module is in the IDLE state. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the baud rate generator is loaded with the contents of SSPADD<5:0> and begins counting. The SDA pin is released (brought high) for one baud rate generator count (TBRG). When the baud rate generator times out, if SDA is sampled high, the SCL pin will be de-asserted (brought high). When SCL is sampled high, the baud rate generator is reloaded with the contents of SSPADD<6:0> and begins counting. SDA and SCL must be sampled high for one TBRG. This action is then followed by assertion of the SDA pin (SDA = 0) for one TBRG while SCL is high. Following this, the RSEN bit (SSPCON2<1>) will be automatically cleared and the baud rate generator will not be reloaded, leaving the SDA pin held low. As soon as a START condition is detected on the SDA and SCL pins, the S bit (SSPSTAT<3>) will be set. The SSPIF bit will not be set until the baud rate generator has timed out.

- Note 1: If RSEN is programmed while any other event is in progress, it will not take effect.
 - 2: A bus collision during the Repeated START condition occurs if:
 - SDA is sampled low when SCL goes from low to high.
 - SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data "1".


Immediately following the SSPIF bit getting set, the user may write the SSPBUF with the 7-bit address in 7-bit mode, or the default first address in 10-bit mode. After the first eight bits are transmitted and an ACK is received, the user may then transmit an additional eight bits of address (10-bit mode) or eight bits of data (7-bit mode).

15.4.9.1 WCOL Status Flag

If the user writes the SSPBUF when a Repeated START sequence is in progress, the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing of the lower 5 bits of SSPCON2 is disabled until the Repeated START condition is complete.

FIGURE 15-20: REPEAT START CONDITION WAVEFORM



15.4.10 I²C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address, or the other half of a 10-bit address is accomplished by simply writing a value to the SSPBUF register. This action will set the buffer full flag bit, BF, and allow the baud rate generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted (see data hold time specification parameter 106). SCL is held low for one baud rate generator rollover count (TBRG). Data should be valid before SCL is released high (see data setup time specification parameter 107). When the SCL pin is released high, it is held that way for TBRG. The data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDA. This allows the slave device being addressed to respond with an ACK bit during the ninth bit time if an address match occurred or if data was received properly. The status of ACK is written into the ACKDT bit on the falling edge of the ninth clock. If the master receives an Acknowledge, the Acknowledge status bit, ACKSTAT, is cleared. If not, the bit is set. After the ninth clock, the SSPIF bit is set and the master clock (baud rate generator) is suspended until the next data byte is loaded into the SSPBUF, leaving SCL low and SDA unchanged (Figure 15-21).

After the write to the SSPBUF, each bit of address will be shifted out on the falling edge of SCL until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock, the master will de-assert the SDA pin, allowing the slave to respond with an Acknowledge. On the falling edge of the ninth clock, the master will sample the SDA pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the ACKSTAT status bit (SSPCON2<6>). Following the falling edge of the ninth clock transmission of the address, the SSPIF is set, the BF flag is cleared and the baud rate generator is turned off until another write to the SSPBUF takes place, holding SCL low and allowing SDA to float.

15.4.10.1 BF Status Flag

In Transmit mode, the BF bit (SSPSTAT<0>) is set when the CPU writes to SSPBUF and is cleared when all 8 bits are shifted out.

15.4.10.2 WCOL Status Flag

If the user writes the SSPBUF when a transmit is already in progress (i.e., SSPSR is still shifting out a data byte), the WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

WCOL must be cleared in software.

15.4.10.3 ACKSTAT Status Flag

In Transmit mode, the ACKSTAT bit (SSPCON2<6>) is cleared when the slave has sent an Acknowledge ($\overline{ACK} = 0$), and is set when the slave does not Acknowledge ($\overline{ACK} = 1$). A slave sends an Acknowledge when it has recognized its address (including a general call) or when the slave has properly received its data.

15.4.11 I²C MASTER MODE RECEPTION

Master mode reception is enabled by programming the receive enable bit, RCEN (SSPCON2<3>).

Note: In the MSSP module, the RCEN bit must be set after the ACK sequence or the RCEN bit will be disregarded.

The baud rate generator begins counting, and on each rollover, the state of the SCL pin changes (high to low/ low to high) and data is shifted into the SSPSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPSR are loaded into the SSPBUF, the BF flag bit is set, the SSPIF flag bit is set and the baud rate generator is suspended from counting, holding SCL low. The MSSP is now in IDLE state, awaiting the next command. When the buffer is read by the CPU, the BF flag bit is automatically cleared. The user can then send an Acknowledge bit at the end of reception, by setting the Acknowledge sequence enable bit, ACKEN (SSPCON2<4>).

15.4.11.1 BF Status Flag

In receive operation, the BF bit is set when an address or data byte is loaded into SSPBUF from SSPSR. It is cleared when the SSPBUF register is read.


15.4.11.2 SSPOV Status Flag

In receive operation, the SSPOV bit is set when 8 bits are received into the SSPSR and the BF flag bit is already set from a previous reception.


15.4.11.3 WCOL Status Flag

If the user writes the SSPBUF when a receive is already in progress (i.e., SSPSR is still shifting in a data byte), the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

PIC18FXX2



DS39564B-page 156



15.4.12 ACKNOWLEDGE SEQUENCE TIMING

An Acknowledge sequence is enabled by setting the Acknowledge sequence enable bit, ACKEN (SSPCON2<4>). When this bit is set, the SCL pin is pulled low and the contents of the Acknowledge data bit are presented on the SDA pin. If the user wishes to generate an Acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an Acknowledge sequence. The baud rate generator then counts for one rollover period (TBRG) and the SCL pin is de-asserted (pulled high). When the SCL pin is sampled high (clock arbitration), the baud rate generator counts for TBRG. The SCL pin is then pulled low. Following this, the ACKEN bit is automatically cleared, the baud rate generator is turned off and the MSSP module then goes into IDLE mode (Figure 15-23).

15.4.12.1 WCOL Status Flag

If the user writes the SSPBUF when an Acknowledge sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).


15.4.13 STOP CONDITION TIMING

A STOP bit is asserted on the SDA pin at the end of a receive/transmit by setting the STOP sequence enable bit, PEN (SSPCON2<2>). At the end of a receive/transmit the SCL line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDA line low. When the SDA line is sampled low, the baud rate generator is reloaded and counts down to 0. When the baud rate generator times out, the SCL pin will be brought high, and one TBRG (baud rate generator rollover count) later, the SDA pin will be de-asserted. When the SDA pin is sampled high while SCL is high, the P bit (SSPSTAT<4>) is set. A TBRG later, the PEN bit is cleared and the SSPIF bit is set (Figure 15-24).


15.4.13.1 WCOL Status Flag

If the user writes the SSPBUF when a STOP sequence is in progress, then the WCOL bit is set and the contents of the buffer are unchanged (the write doesn't occur).

FIGURE 15-23: ACKNOWLEDGE SEQUENCE WAVEFORM







15.4.14 SLEEP OPERATION

While in SLEEP mode, the I²C module can receive addresses or data, and when an address match or complete byte transfer occurs, wake the processor from SLEEP (if the MSSP interrupt is enabled).

15.4.15 EFFECT OF A RESET

A RESET disables the MSSP module and terminates the current transfer.

15.4.16 MULTI-MASTER MODE

In Multi-Master mode, the interrupt generation on the detection of the START and STOP conditions allows the determination of when the bus is free. The STOP (P) and START (S) bits are cleared from a RESET or when the MSSP module is disabled. Control of the I²C bus may be taken when the P bit (SSPSTAT<4>) is set, or the bus is idle with both the S and P bits clear. When the bus is busy, enabling the SSP interrupt will generate the interrupt when the STOP condition occurs.

In multi-master operation, the SDA line must be monitored for arbitration, to see if the signal level is the expected output level. This check is performed in hardware, with the result placed in the BCLIF bit.

The states where arbitration can be lost are:

- Address Transfer
- Data Transfer
- A START Condition
- A Repeated START Condition
- An Acknowledge Condition

15.4.17 MULTI -MASTER COMMUNICATION, BUS COLLISION, AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a '1' on SDA, by letting SDA float high and another master asserts a '0'. When the SCL pin floats high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin = '0', then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag BCLIF and reset the I²C port to its IDLE state (Figure 15-25).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDA and SCL lines are de-asserted, and the SSPBUF can be written to. When the user services the bus collision Interrupt Service Routine, and if the I^2C bus is free, the user can resume communication by asserting a START condition.


If a START, Repeated START, STOP, or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are de-asserted, and the respective control bits in the SSPCON2 register are cleared. When the user services the bus collision Interrupt Service Routine, and if the l^2C bus is free, the user can resume communication by asserting a START condition.

The master will continue to monitor the SDA and SCL pins. If a STOP condition occurs, the SSPIF bit will be set.

A write to the SSPBUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when the bus collision occurred.

In Multi-Master mode, the interrupt generation on the detection of START and STOP conditions allows the determination of when the bus is free. Control of the I^2C bus can be taken when the P bit is set in the SSPSTAT register, or the bus is IDLE and the S and P bits are cleared.

FIGURE 15-25: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE



© 2002 Microchip Technology Inc.

15.4.17.1 Bus Collision During a START Condition

During a START condition, a bus collision occurs if:

- a) SDA or SCL are sampled low at the beginning of the START condition (Figure 15-26).
- b) SCL is sampled low before SDA is asserted low (Figure 15-27).

During a START condition, both the SDA and the SCL pins are monitored.

If the SDA pin is already low, or the SCL pin is already low, then all of the following occur:

- the START condition is aborted,
- the BCLIF flag is set, and
- the MSSP module is reset to its IDLE state (Figure 15-26).

The START condition begins with the SDA and SCL pins de-asserted. When the SDA pin is sampled high, the baud rate generator is loaded from SSPADD<6:0> and counts down to 0. If the SCL pin is sampled low while SDA is high, a bus collision occurs, because it is assumed that another master is attempting to drive a data '1' during the START condition.

If the SDA pin is sampled low during this count, the BRG is reset and the SDA line is asserted early (Figure 15-28). If, however, a '1' is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The baud rate generator is then reloaded and counts down to 0, and during this time, if the SCL pins are sampled as '0', a bus collision does not occur. At the end of the BRG count, the SCL pin is asserted low.

Note: The reason that bus collision is not a factor during a START condition is that no two bus masters can assert a START condition at the exact same time. Therefore, one master will always assert SDA before the other. This condition does not cause a bus collision, because the two masters must be allowed to arbitrate the first address following the START condition. If the address is the same, arbitration must be allowed to continue into the data portion, Repeated START or STOP conditions.






FIGURE 15-26: BUS COLLISION DURING START CONDITION (SDA ONLY)









15.4.17.2 Bus Collision During a Repeated START Condition

During a Repeated START condition, a bus collision occurs if:

- a) A low level is sampled on SDA when SCL goes from low level to high level.
- SCL goes low before SDA is asserted low, indicating that another master is attempting to transmit a data '1'.

When the user de-asserts SDA and the pin is allowed to float high, the BRG is loaded with SSPADD<6:0> and counts down to 0. The SCL pin is then de-asserted, and when sampled high, the SDA pin is sampled.

If SDA is low, a bus collision has occurred (i.e., another master is attempting to transmit a data '0', Figure 15-29). If SDA is sampled high, the BRG is

reloaded and begins counting. If SDA goes from high to low before the BRG times out, no bus collision occurs because no two masters can assert SDA at exactly the same time.


If SCL goes from high to low before the BRG times out and SDA has not already been asserted, a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated START condition, Figure 15-30.

If, at the end of the BRG time-out both SCL and SDA are still high, the SDA pin is driven low and the BRG is reloaded and begins counting. At the end of the count, regardless of the status of the SCL pin, the SCL pin is driven low and the Repeated START condition is complete.





FIGURE 15-30: BUS COLLISION DURING REPEATED START CONDITION (CASE 2)




15.4.17.3 Bus Collision During a STOP Condition

Bus collision occurs during a STOP condition if:


- a) After the SDA pin has been de-asserted and allowed to float high, SDA is sampled low after the BRG has timed out.
- b) After the SCL pin is de-asserted, SCL is sampled low before SDA goes high.

The STOP condition begins with SDA asserted low. When SDA is sampled low, the SCL pin is allowed to float. When the pin is sampled high (clock arbitration), the baud rate generator is loaded with SSPADD<6:0> and counts down to 0. After the BRG times out, SDA is sampled. If SDA is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0' (Figure 15-31). If the SCL pin is sampled low before SDA is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 15-32).

FIGURE 15-31: BUS COLLISION DURING A STOP CONDITION (CASE 1)







PIC18FXX2

NOTES:

16.0 ADDRESSABLE UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (USART)

The Universal Synchronous Asynchronous Receiver Transmitter (USART) module is one of the two serial I/O modules. (USART is also known as a Serial Communications Interface or SCI.) The USART can be configured as a full duplex asynchronous system that can communicate with peripheral devices, such as CRT terminals and personal computers, or it can be configured as a half-duplex synchronous system that can communicate with peripheral devices, such as A/D or D/A integrated circuits, serial EEPROMs, etc.

The USART can be configured in the following modes:

- Asynchronous (full-duplex)
- Synchronous Master (half-duplex)
- Synchronous Slave (half-duplex)

In order to configure pins RC6/TX/CK and RC7/RX/DT as the Universal Synchronous Asynchronous Receiver Transmitter:

- bit SPEN (RCSTA<7>) must be set (= 1),
- bit TRISC<6> must be cleared (= 0), and
- bit TRISC<7> must be set (=1).

Register 16-1 shows the Transmit Status and Control Register (TXSTA) and Register 16-2 shows the Receive Status and Control Register (RCSTA).

	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R-1	R/W-0
	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D
	bit 7							bit 0
bit 7		ck Source So	elect bit					
	Asynchrone Don't care	ous mode:						
		ua mada						
	<u>Synchrono</u>		generated ir	ternally from	BRG)			
			rom external		DRO)			
bit 6		Fransmit Ena		,				
	1 = Selects	9-bit transm	ission					
	0 = Selects	8-bit transm	ission					
bit 5		nsmit Enable	bit					
	1 = Transm							
	0 = Transm				. .			
	Note:		V overrides T	XEN in SYN	C mode.			
bit 4		ART Mode S	elect bit					
	,	onous mode Ironous mode	-					
bit 3	•	ented: Read						
bit 2	-	h Baud Rate						
	Asynchrone		Select Dit					
	1 = High sp							
	0 = Low sp							
	<u>Synchrono</u>	us mode:						
	Unused in	this mode						
bit 1			egister Status	s bit				
	1 = TSR er 0 = TSR fu							
L:1.0			11 D - 1 -					
bit 0		bit of Transm dress/Data bi	it Data it or a parity b	nit				
			n or a parity i					
	Legend:							
	R = Reada	ble bit	W = Wri	table bit	U = Unim	plemented b	oit, read as	'0'
	- n = Value	at POR	'1' = Bit	is set	'0' = Bit is		x = Bit is u	

REGISTER 16-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x
	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D
	bit 7							bit 0
bit 7	1 = Serial p	ial Port Enab port enabled port disabled		X/DT and T	X/CK pins a	s serial poi	rt pins)	
bit 6	1 = Selects	Receive Ena 9-bit recepti 8-bit recepti	on					
bit 5	SREN: Sin	gle Receive I	Enable bit					
	Asynchron Don't care	ous mode:						
	1 = Enable 0 = Disable	us mode - Ma s single rece s single rece is cleared af	ive eive	is complete				
	<u>Synchrono</u> Don't care	us mode - Sl	<u>ave:</u>					
bit 4	CREN: Col	ntinuous Rec	eive Enable	bit				
	Asynchron 1 = Enable 0 = Disable	s receiver						
		<u>us mode:</u> s continuous es continuous		enable bit C	REN is clea	red (CREN	l overrides	SREN)
bit 3	ADDEN: A	ddress Deteo	t Enable bit					
	1 = Enable when F	<u>ous mode 9-l</u> s address de RSR<8> is se	etection, enablet	ble interrupt				
bit 2	FERR: Fra	es address de ming Error bi g error (can l ning error	t	-				
bit 1	OERR: Ov	errun Error b n error (can l		clearing bit	CREN)			
bit 0	RX9D: 9th	bit of Receiv e Address/Da		urity bit, and	must be calc	culated by	user firmwa	re.
	Legend:							
	R = Reada	ble bit	W = Wri	itable bit	U = Unimp	lemented l	oit, read as	'0'
	1							

'1' = Bit is set

'0' = Bit is cleared

REGISTER 16-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER

- n = Value at POR

x = Bit is unknown

16.1 USART Baud Rate Generator (BRG)

The BRG supports both the Asynchronous and Synchronous modes of the USART. It is a dedicated 8-bit baud rate generator. The SPBRG register controls the period of a free running 8-bit timer. In Asynchronous mode, bit BRGH (TXSTA<2>) also controls the baud rate. In Synchronous mode, bit BRGH is ignored. Table 16-1 shows the formula for computation of the baud rate for different USART modes, which only apply in Master mode (internal clock).

Given the desired baud rate and Fosc, the nearest integer value for the SPBRG register can be calculated using the formula in Table 16-1. From this, the error in baud rate can be determined. Example 16-1 shows the calculation of the baud rate error for the following conditions:

- Fosc = 16 MHz
- Desired Baud Rate = 9600
- BRGH = 0
- SYNC = 0

It may be advantageous to use the high baud rate (BRGH = 1) even for slower baud clocks. This is because the FOSC/(16(X + 1)) equation can reduce the baud rate error in some cases.

Writing a new value to the SPBRG register causes the BRG timer to be reset (or cleared). This ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

16.1.1 SAMPLING

The data on the RC7/RX/DT pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX pin.

EXAMPLE 16-1:	CALCULATING BAUD RATE ERROR
EXAIVIPLE 10-1:	CALCULATING DAUD RATE ERROR

	CALCOLATING DAGD RATE LINCOR
Desired Baud Rate	= Fosc / (64 (X + 1))
Solving for X:	
X X X X	= ((Fosc / Desired Baud Rate) / 64) - 1 = ((16000000 / 9600) / 64) - 1 = [25.042] = 25
Calculated Baud Rate	= 16000000 / (64 (25 + 1)) = 9615
Error	 <u>(Calculated Baud Rate – Desired Baud Rate)</u> Desired Baud Rate (9615 – 9600) / 9600 0.16%

TABLE 16-1: BAUD RATE FORMULA

SYNC	BRGH = 0 (Low Speed)	BRGH = 1 (High Speed)
0	(Asynchronous) Baud Rate = FOSC/(64(X+1))	Baud Rate = Fosc/(16(X+1))
1	(Synchronous) Baud Rate = Fosc/(4(X+1))	N/A

Legend: X = value in SPBRG (0 to 255)

TABLE 16-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on All Other RESETS
TXSTA	CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D	0000 -010	0000 -010
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 -00x	0000 -00x
SPBRG	Baud Ra		0000 0000	0000 0000						

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used by the BRG.

BAUD	Fosc =	40 MHz	SPBRG	33	WHz	SPBRG	25	MHz	SPBRG	20	WHz	SPBRG
RATE (Kbps)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1.2	NA	-	-	NA	-	-	NA	-	-	NA	-	-
2.4	NA	-	-	NA	-	-	NA	-	-	NA	-	-
9.6	NA	-	-	NA	-	-	NA	-	-	NA	-	-
19.2	NA	-	-	NA	-	-	NA	-	-	NA	-	-
76.8	76.92	+0.16	129	77.10	+0.39	106	77.16	+0.47	80	76.92	+0.16	64
96	96.15	+0.16	103	95.93	-0.07	85	96.15	+0.16	64	96.15	+0.16	51
300	303.03	+1.01	32	294.64	-1.79	27	297.62	-0.79	20	294.12	-1.96	16
500	500	0	19	485.30	-2.94	16	480.77	-3.85	12	500	0	9
HIGH	10000	-	0	8250	-	0	6250	-	0	5000	-	0
LOW	39.06	-	255	32.23	-	255	24.41	-	255	19.53	-	255
	_											
BAUD	Fosc =	16 MHz	SPBRG	10 MHz		SPBRG	7.1590	9 MHz	SPBRG	5.068	8 MHz	SPBRG
RATE (Kbps)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1.2	NA	-	-	NA	-	-	NA	-	-	NA	-	-
2.4	NA	-	-	NA	-	-	NA	-	-	NA	-	-
9.6	NA	-	-	NA	-	-	9.62	+0.23	185	9.60	0	131
19.2	19.23	+0.16	207	19.23	+0.16	129	19.24	+0.23	92	19.20	0	65
76.8	76.92	+0.16	51	75.76	-1.36	32	77.82	+1.32	22	74.54	-2.94	16
96	95.24	-0.79	41	96.15	+0.16	25	94.20	-1.88	18	97.48	+1.54	12
300	307.70	+2.56	12	312.50	+4.17	7	298.35	-0.57	5	316.80	+5.60	3
500	500	0	7	500	0	4	447.44	-10.51	3	422.40	-15.52	2
HIGH	4000	-	0	2500	-	0	1789.80	-	0	1267.20	-	0
LOW	15.63	-	255	9.77	-	255	6.99	-	255	4.95	-	255
BAUD	Fosc =	4 MHz	SPBRG	3.5795	45 MHz	SPBRG	1 N	1Hz	SPBRG	32.76	8 kHz	SPBRG
RATE (Kbps)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	0.30	+1.14	26
1.2	NA	-	-	NA	-	-	1.20	+0.16	207	1.17	-2.48	6
2.4	NA	-	-	NA	-	-	2.40	+0.16	103	2.73	+13.78	2
9.6	9.62	+0.16	103	9.62	+0.23	92	9.62	+0.16	25	8.20	-14.67	0
19.2	19.23	+0.16	51	19.04	-0.83	46	19.23	+0.16	12	NA	-	-
76.8	76.92	+0.16	12	74.57	-2.90	11	83.33	+8.51	2	NA	-	-
96	1000	+4.17	9	99.43	+3.57	8	83.33	-13.19	2	NA	-	-
300	333.33	+11.11	2	298.30	-0.57	2	250	-16.67	0	NA	-	-
500	500	0	1	447.44	-10.51	1	NA	-	-	NA	-	-

0

255

250

0.98

-

0

255

8.20

0.03

-

 TABLE 16-3:
 BAUD RATES FOR SYNCHRONOUS MODE

HIGH

LOW

1000

3.91

-

894.89

3.50

-

0

255

0

255

TABLE 16-4: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 0)

BAUD	Fosc =	40 MHz	SPBRG	33	MHz	SPBRG	25	MHz	SPBRG	20	MHz	SPBRG
RATE (Kbps)	KBAUD	% ERROR	value (decimal)									
0.3	NA	-	-									
1.2	NA	-	-									
2.4	NA	-	-	2.40	-0.07	214	2.40	-0.15	162	2.40	+0.16	129
9.6	9.62	+0.16	64	9.55	-0.54	53	9.53	-0.76	40	9.47	-1.36	32
19.2	18.94	-1.36	32	19.10	-0.54	26	19.53	+1.73	19	19.53	+1.73	15
76.8	78.13	+1.73	7	73.66	-4.09	6	78.13	+1.73	4	78.13	+1.73	3
96	89.29	-6.99	6	103.13	+7.42	4	97.66	+1.73	3	104.17	+8.51	2
300	312.50	+4.17	1	257.81	-14.06	1	NA	-	-	312.50	+4.17	0
500	625	+25.00	0	NA	-	-	NA	-	-	NA	-	-
HIGH	625	-	0	515.63	-	0	390.63	-	0	312.50	-	0
LOW	2.44	-	255	2.01	-	255	1.53	-	255	1.22	-	255
BAUD	Fosc =	16 MHz	SPBRG	10	MHz	SPBRG	7.1590	09 MHz	SPBRG	5.068	8 MHz	SPBRG
RATE (Kbps)	KBAUD	% ERROR	value (decimal)									
0.3	NA	-	-									
1.2	1.20	+0.16	207	1.20	+0.16	129	1.20	+0.23	92	1.20	0	65
2.4	2.40	+0.16	103	2.40	+0.16	64	2.38	-0.83	46	2.40	0	32
9.6	9.62	+0.16	25	9.77	+1.73	15	9.32	-2.90	11	9.90	+3.13	7
19.2	19.23	+0.16	12	19.53	+1.73	7	18.64	-2.90	5	19.80	+3.13	3
76.8	83.33	+8.51	2	78.13	+1.73	1	111.86	+45.65	0	79.20	+3.13	0
96	83.33	-13.19	2	78.13	-18.62	1	NA	-	-	NA	-	-
300	250	-16.67	0	156.25	-47.92	0	NA	-	-	NA	-	-
500	NA	-	-									
HIGH	250	-	0	156.25	-	0	111.86	-	0	79.20	-	0
LOW	0.98	-	255	0.61	-	255	-0.44	-	255	0.31	-	255
BAUD	Fosc	= 4 MHz	SPBRG	3.5795	645 MHz	SPBRG	11	MHz	SPBRG	32.76	8 kHz	SPBRG
RATE (Kbps)	KBAUD	% ERROR	value (decimal)									
0.3	0.30	-0.16	207	0.30	+0.23	185	0.30	+0.16	51	0.26	-14.67	1
1.2	1.20	+1.67	51	1.19	-0.83	46	1.20	+0.16	12	NA	-	-
2.4	2.40	+1.67	25	2.43	+1.32	22	2.23	-6.99	6	NA	-	-
9.6	8.93	-6.99	6	9.32	-2.90	5	7.81	-18.62	1	NA	-	-
19.2	20.83	+8.51	2	18.64	-2.90	2	15.63	-18.62	0	NA	-	-
76.8	62.50	-18.62	0	55.93	-27.17	0	NA	-	-	NA	-	-
96	NA	-	-									
300	NA	-	-									
500	NA	-	-									
HIGH	62.50	-	0	55.93	-	0	15.63	-	0	0.51	-	0
LOW	0.24	-	255	0.22	-	255	0.06	-	255	0.002	-	255

BAUD	Fosc =	40 MHz	SPBRG	33 I	٨Hz	SPBRG value (decimal)	25 N	ИНz	SPBRG	20 MHz		SPBRG
RATE (Kbps)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR		KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1.2	NA	-	-	NA	-	-	NA	-	-	NA	-	-
2.4	NA	-	-	NA	-	-	NA	-	-	NA	-	-
9.6	NA	-	-	9.60	-0.07	214	9.59	-0.15	162	9.62	+0.16	129
19.2	19.23	+0.16	129	19.28	+0.39	106	19.30	+0.47	80	19.23	+0.16	64
76.8	75.76	-1.36	32	76.39	-0.54	26	78.13	+1.73	19	78.13	+1.73	15
96	96.15	+0.16	25	98.21	+2.31	20	97.66	+1.73	15	96.15	+0.16	12
300	312.50	+4.17	7	294.64	-1.79	6	312.50	+4.17	4	312.50	+4.17	3
500	500	0	4	515.63	+3.13	3	520.83	+4.17	2	416.67	-16.67	2
HIGH	2500	-	0	2062.50	-	0	1562.50	-	0	1250	-	0
LOW	9.77	-	255	8,06	-	255	6.10	-	255	4.88	-	255

TABLE 16-5: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 1)

BAUD	Fosc =	16 MHz	SPBRG	10	VHz	% value	7.1590	9 MHz	SPBRG	5.0688 MHz		SPBRG
RATE (Kbps)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR		KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1.2	NA	-	-	NA	-	-	NA	-	-	NA	-	-
2.4	NA	-	-	NA	-	-	2.41	+0.23	185	2.40	0	131
9.6	9.62	+0.16	103	9.62	+0.16	64	9.52	-0.83	46	9.60	0	32
19.2	19.23	+0.16	51	18.94	-1.36	32	19.45	+1.32	22	18.64	-2.94	16
76.8	76.92	+0.16	12	78.13	+1.73	7	74.57	-2.90	5	79.20	+3.13	3
96	100	+4.17	9	89.29	-6.99	6	89.49	-6.78	4	105.60	+10.00	2
300	333.33	+11.11	2	312.50	+4.17	1	447.44	+49.15	0	316.80	+5.60	0
500	500	0	1	625	+25.00	0	447.44	-10.51	0	NA	-	-
HIGH	1000	-	0	625	-	0	447.44	-	0	316.80	-	0
LOW	3.91	-	255	2.44	-	255	1.75	-	255	1.24	-	255

BAUD	Fosc =	4 MHz	SPBRG			SPBRG	1 N	1Hz	SPBRG	32.76	8 kHz	SPBRG
RATE (Kbps)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value _R (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)
0.3	NA	-	-	NA	-	-	0.30	+0.16	207	0.29	-2.48	6
1.2	1.20	+0.16	207	1.20	+0.23	185	1.20	+0.16	51	1.02	-14.67	1
2.4	2.40	+0.16	103	2.41	+0.23	92	2.40	+0.16	25	2.05	-14.67	0
9.6	9.62	+0.16	25	9.73	+1.32	22	8.93	-6.99	6	NA	-	-
19.2	19.23	+0.16	12	18.64	-2.90	11	20.83	+8.51	2	NA	-	-
76.8	NA	-	-	74.57	-2.90	2	62.50	-18.62	0	NA	-	-
96	NA	-	-	111.86	+16.52	1	NA	-	-	NA	-	-
300	NA	-	-	223.72	-25.43	0	NA	-	-	NA	-	-
500	NA	-	-	NA	-	-	NA	-	-	NA	-	-
HIGH	250	-	0	55.93	-	0	62.50	-	0	2.05	-	0
LOW	0.98	-	255	0.22	-	255	0.24	-	255	0.008	-	255

16.2 USART Asynchronous Mode

In this mode, the USART uses standard non-return-tozero (NRZ) format (one START bit, eight or nine data bits and one STOP bit). The most common data format is 8-bits. An on-chip dedicated 8-bit baud rate generator can be used to derive standard baud rate frequencies from the oscillator. The USART transmits and receives the LSb first. The USART's transmitter and receiver are functionally independent, but use the same data format and baud rate. The baud rate generator produces a clock, either x16 or x64 of the bit shift rate, depending on bit BRGH (TXSTA<2>). Parity is not supported by the hardware, but can be implemented in software (and stored as the ninth data bit). Asynchronous mode is stopped during SLEEP.

Asynchronous mode is selected by clearing bit SYNC (TXSTA<4>).

The USART Asynchronous module consists of the following important elements:

- Baud Rate Generator
- · Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver

16.2.1 USART ASYNCHRONOUS TRANSMITTER

The USART transmitter block diagram is shown in Figure 16-1. The heart of the transmitter is the Transmit (serial) Shift Register (TSR). The shift register obtains its data from the read/write transmit buffer, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the STOP bit has been transmitted from the previous load. As soon as the STOP bit is transmitted, the TSR is loaded with new data from the TXREG register (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TCY), the TXREG register is empty and

flag bit TXIF (PIR1<4>) is set. This interrupt can be enabled/disabled by setting/clearing enable bit TXIE (PIE1<4>). Flag bit TXIF will be set, regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicated the status of the TXREG register, another bit, TRMT (TXSTA<1>), shows the status of the TSR register. Status bit TRMT is a read-only bit, which is set when the TSR register is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty.

Note 1: The TSR register is not mapped in data memory, so it is not available to the user.2: Flag bit TXIF is set when enable bit TXEN

is set.

To set up an asynchronous transmission:

- 1. Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, set bit BRGH (Section 16.1).
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set transmit bit TX9. Can be used as address/data bit.
- 5. Enable the transmission by setting bit TXEN, which will also set bit TXIF.
- If 9-bit transmission is selected, the ninth bit
 should be loaded in bit TX9D.
- 7. Load data to the TXREG register (starts transmission).

Note: TXIF is not cleared immediately upon loading data into the transmit buffer TXREG. The flag bit becomes valid in the second instruction cycle following the load instruction.




FIGURE 16-1: USART TRANSMIT BLOCK DIAGRAM






FIGURE 16-3: ASYNCHRONOUS TRANSMISSION (BACK TO BACK)




TABLE 16-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on All Other RESETS
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 -00x	0000 -00x
TXREG	USART Transmit Register								0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
SPBRG	G Baud Rate Generator Register									0000 0000
SPBRG Baud Rate Generator Register 0000 0000 0000 0000 Learned universe stad learned as 101										

Legend: x = unknown, - = unimplemented locations read as '0'.

Shaded cells are not used for Asynchronous Transmission.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18F2X2 devices; always maintain these bits clear.

16.2.2 USART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 16-4. The data is received on the RC7/RX/DT pin and drives the data recovery block. The data recovery block is actually a high speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc. This mode would typically be used in RS-232 systems.

To set up an Asynchronous Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, set bit BRGH (Section 16.1).
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, set enable bit RCIE.
- 4. If 9-bit reception is desired, set bit RX9.
- 5. Enable the reception by setting bit CREN.
- 6. Flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.
- 7. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading the RCREG register.
- 9. If any error occurred, clear the error by clearing enable bit CREN.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

16.2.3 SETTING UP 9-BIT MODE WITH ADDRESS DETECT

This mode would typically be used in RS-485 systems. To set up an Asynchronous Reception with Address Detect Enable:

- 1. Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is required, set the BRGH bit.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If interrupts are required, set the RCEN bit and select the desired priority level with the RCIP bit.
- 4. Set the RX9 bit to enable 9-bit reception.
- 5. Set the ADDEN bit to enable address detect.
- 6. Enable reception by setting the CREN bit.
- 7. The RCIF bit will be set when reception is complete. The interrupt will be acknowledged if the RCIE and GIE bits are set.
- 8. Read the RCSTA register to determine if any error occurred during reception, as well as read bit 9 of data (if applicable).
- 9. Read RCREG to determine if the device is being addressed.
- 10. If any error occurred, clear the CREN bit.
- 11. If the device has been addressed, clear the ADDEN bit to allow all received data into the receive buffer and interrupt the CPU.




FIGURE 16-4: USART RECEIVE BLOCK DIAGRAM




FIGURE 16-5: ASYNCHRONOUS RECEPTION

TABLE 16-7: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on All Other RESETS
INTCON	GIE/GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	x00- 0000	0000 -00x
RCREG	USART Receive Register							0000 0000	0000 0000	
TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
SPBRG	Baud Rate Generator Register								0000 0000	0000 0000

Legend: x = unknown, - = unimplemented locations read as '0'.

Shaded cells are not used for Asynchronous Reception.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18F2X2 devices; always maintain these bits clear.

16.3 USART Synchronous Master Mode

In Synchronous Master mode, the data is transmitted in a half-duplex manner (i.e., transmission and reception do not occur at the same time). When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit SYNC (TXSTA<4>). In addition, enable bit SPEN (RCSTA<7>) is set in order to configure the RC6/TX/CK and RC7/RX/DT I/O pins to CK (clock) and DT (data) lines, respectively. The Master mode indicates that the processor transmits the master clock on the CK line. The Master mode is entered by setting bit CSRC (TXSTA<7>).

16.3.1 USART SYNCHRONOUS MASTER TRANSMISSION

The USART transmitter block diagram is shown in Figure 16-1. The heart of the transmitter is the Transmit (serial) Shift Register (TSR). The shift register obtains its data from the read/write transmit buffer register TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TCYCLE), the TXREG is empty and interrupt bit TXIF (PIR1<4>) is set. The interrupt can be enabled/disabled by setting/clearing enable bit TXIE

(PIE1<4>). Flag bit TXIF will be set, regardless of the state of enable bit TXIE, and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicates the status of the TXREG register, another bit TRMT (TXSTA<1>) shows the status of the TSR register. TRMT is a read only bit, which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory, so it is not available to the user.

To set up a Synchronous Master Transmission:

- 1. Initialize the SPBRG register for the appropriate baud rate (Section 16.1).
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN, and CSRC.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the transmission by setting bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.

Note: TXIF is not cleared immediately upon loading data into the transmit buffer TXREG. The flag bit becomes valid in the second instruction cycle following the load instruction.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on All Other RESETS
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 -00x	0000 -00x
TXREG	USART Transmit Register								0000 0000	0000 0000
TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
SPBRG	Baud Rate	e Genera	0000 0000	0000 0000						


TABLE 16-8: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Legend: x = unknown, - = unimplemented, read as '0'.


Shaded cells are not used for Synchronous Master Transmission.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18F2X2 devices; always maintain these bits clear.









16.3.2 USART SYNCHRONOUS MASTER RECEPTION

Once Synchronous mode is selected, reception is enabled by setting either enable bit SREN (RCSTA<5>), or enable bit CREN (RCSTA<4>). Data is sampled on the RC7/RX/DT pin on the falling edge of the clock. If enable bit SREN is set, only a single word is received. If enable bit CREN is set, the reception is continuous until CREN is cleared. If both bits are set, then CREN takes precedence.

To set up a Synchronous Master Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate (Section 16.1).
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN and CSRC.
- 3. Ensure bits CREN and SREN are clear.


- 4. If interrupts are desired, set enable bit RCIE.
- 5. If 9-bit reception is desired, set bit RX9.
- 6. If a single reception is required, set bit SREN. For continuous reception, set bit CREN.
- Interrupt flag bit RCIF will be set when reception is complete and an interrupt will be generated if the enable bit RCIE was set.
- 8. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 9. Read the 8-bit received data by reading the RCREG register.
- 10. If any error occurred, clear the error by clearing bit CREN.
- 11. If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on All Other RESETS
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 -00x	0000 -00x
RCREG	USART Receive Register							0000 0000	0000 0000	
TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
SPBRG	Baud Rate Generator Register								0000 0000	0000 0000

TABLE 16-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for Synchronous Master Reception. **Note 1:** The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18F2X2 devices; always maintain these bits clear.

FIGURE 16-8: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)



16.4 USART Synchronous Slave Mode

Synchronous Slave mode differs from the Master mode in the fact that the shift clock is supplied externally at the RC6/TX/CK pin (instead of being supplied internally in Master mode). This allows the device to transfer or receive data while in SLEEP mode. Slave mode is entered by clearing bit CSRC (TXSTA<7>).

16.4.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the Synchronous Master and Slave modes are identical, except in the case of the SLEEP mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in TXREG register.
- c) Flag bit TXIF will not be set.
- d) When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit TXIF will now be set.
- e) If enable bit TXIE is set, the interrupt will wake the chip from SLEEP. If the global interrupt is enabled, the program will branch to the interrupt vector.

To set up a Synchronous Slave Transmission:

- 1. Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. Clear bits CREN and SREN.
- 3. If interrupts are desired, set enable bit TXIE.
- 4. If 9-bit transmission is desired, set bit TX9.
- 5. Enable the transmission by setting enable bit TXEN.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Start transmission by loading data to the TXREG register.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Valu POR,			e on)ther ETS
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INTOIF	RBIF	0000	000x	0000	000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000	0000	0000	0000
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000	-00x	0000	-00x
TXREG	USART Transmit Register 0000 000						0000	0000	0000			
TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000	-010	0000	-010
SPBRG	Baud Rate Generator Register 0000							0000	0000	0000		

TABLE 16-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Legend: x = unknown, - = unimplemented, read as '0'.

Shaded cells are not used for Synchronous Slave Transmission.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18F2X2 devices; always maintain these bits clear.

16.4.2 USART SYNCHRONOUS SLAVE RECEPTION

The operation of the Synchronous Master and Slave modes is identical, except in the case of the SLEEP mode and bit SREN, which is a "don't care" in Slave mode.

If receive is enabled by setting bit CREN prior to the SLEEP instruction, then a word may be received during SLEEP. On completely receiving the word, the RSR register will transfer the data to the RCREG register, and if enable bit RCIE bit is set, the interrupt generated will wake the chip from SLEEP. If the global interrupt is enabled, the program will branch to the interrupt vector.

To set up a Synchronous Slave Reception:

- Enable the synchronous master serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. If interrupts are desired, set enable bit RCIE.
- 3. If 9-bit reception is desired, set bit RX9.
- 4. To enable reception, set enable bit CREN.
- Flag bit RCIF will be set when reception is complete. An interrupt will be generated if enable bit RCIE was set.
- 6. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading the RCREG register.
- 8. If any error occurred, clear the error by clearing bit CREN.
- If using interrupts, ensure that the GIE and PEIE bits in the INTCON register (INTCON<7:6>) are set.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on All Other RESETS
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INTOIF	RBIF	0000 000x	0000 000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 -00x	0000 -00x
RCREG	USART Receive Register							0000 0000	0000 0000	
TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
SPBRG	Baud Rate Generator Register								0000 0000	0000 0000

TABLE 16-11: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Legend: x = unknown, - = unimplemented, read as '0'.

Shaded cells are not used for Synchronous Slave Reception.

Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18F2X2 devices; always maintain these bits clear.

17.0 COMPATIBLE 10-BIT ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The Analog-to-Digital (A/D) converter module has five inputs for the PIC18F2X2 devices and eight for the PIC18F4X2 devices. This module has the ADCON0 and ADCON1 register definitions that are compatible with the mid-range A/D module.

The A/D allows conversion of an analog input signal to a corresponding 10-bit digital number.

REGISTER 17-1: ADCON0 REGISTER

The A/D module has four registers. These registers are:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)

The ADCON0 register, shown in Register 17-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 17-2, configures the functions of the port pins.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0
ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON
bit 7							bit 0

bit 7-6 ADCS1:ADCS0: A/D Conversion Clock Select bits (ADCON0 bits in **bold**)

ADCON1 <adcs2></adcs2>	ADCON0 <adcs1:adcs0></adcs1:adcs0>	Clock Conversion
0	00	Fosc/2
0	01	Fosc/8
0	10	Fosc/32
0	11	FRC (clock derived from the internal A/D RC oscillator)
1	00	Fosc/4
1	01	Fosc/16
1	10	Fosc/64
1	11	FRC (clock derived from the internal A/D RC oscillator)

bit 5-3 CHS2:CHS0: Analog Channel Select bits

- 000 = channel 0, (AN0)
- 001 = channel 1, (AN1)
- 010 = channel 2, (AN2)
- 011 = channel 3, (AN3)
- 100 = channel 4, (AN4)
- 101 = channel 5, (AN5)
- 110 = channel 6, (AN6)
- 111 = channel 7, (AN7)
- **Note:** The PIC18F2X2 devices do not implement the full 8 A/D channels; the unimplemented selections are reserved. Do not select any unimplemented channel.

bit 2 GO/DONE: A/D Conversion Status bit

When ADON = 1:

- 1 = A/D conversion in progress (setting this bit starts the A/D conversion which is automatically cleared by hardware when the A/D conversion is complete)
- 0 = A/D conversion not in progress
- bit 1 Unimplemented: Read as '0'

bit 0 ADON: A/D On bit

1 = A/D converter module is powered up

0 = A/D converter module is shut-off and consumes no operating current

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	l bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 17-2: ADCON1 REGISTER

R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
ADFM	ADCS2	—	—	PCFG3	PCFG2	PCFG1	PCFG0
bit 7							bit 0

bit 7 ADFM: A/D Result Format Select bit

1 = Right justified. Six (6) Most Significant bits of ADRESH are read as '0'.

0 = Left justified. Six (6) Least Significant bits of ADRESL are read as '0'.

bit 6 ADCS2: A/D Conversion Clock Select bit (ADCON1 bits in **bold**)

ADCON1 <adcs2></adcs2>	ADCON0 <adcs1:adcs0></adcs1:adcs0>	Clock Conversion
0	00	Fosc/2
0	01	Fosc/8
0	10	Fosc/32
0	11	FRC (clock derived from the internal A/D RC oscillator)
1	00	Fosc/4
1	01	Fosc/16
1	10	Fosc/64
1	11	FRC (clock derived from the internal A/D RC oscillator)

bit 5-4 Unimplemented: Read as '0'

bit 3-0 PCFG3:PCFG0: A/D Port Configuration Control bits

PCFG <3:0>	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0	VREF+	VREF-	C/R
0000	А	А	А	Α	А	A	Α	А	Vdd	Vss	8/0
0001	А	А	А	А	VREF+	А	А	А	AN3	Vss	7 / 1
0010	D	D	D	А	А	А	А	А	Vdd	Vss	5/0
0011	D	D	D	А	VREF+	А	А	А	AN3	Vss	4 / 1
0100	D	D	D	D	А	D	А	А	Vdd	Vss	3/0
0101	D	D	D	D	VREF+	D	А	А	AN3	Vss	2/1
011x	D	D	D	D	D	D	D	D		—	0/0
1000	А	А	А	А	VREF+	VREF-	А	А	AN3	AN2	6/2
1001	D	D	А	А	А	А	А	А	Vdd	Vss	6/0
1010	D	D	А	А	VREF+	А	А	А	AN3	Vss	5 / 1
1011	D	D	А	А	VREF+	VREF-	А	А	AN3	AN2	4/2
1100	D	D	D	А	Vref+	Vref-	А	А	AN3	AN2	3/2
1101	D	D	D	D	Vref+	Vref-	А	А	AN3	AN2	2/2
1110	D	D	D	D	D	D	D	А	Vdd	Vss	1/0
1111	D	D	D	D	Vref+	Vref-	D	А	AN3	AN2	1/2

A = Analog input D = Digital I/O

C/R = # of analog input channels / # of A/D voltage references

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

Note: On any device RESET, the port pins that are multiplexed with analog functions (ANx) are forced to be an analog input.

The analog reference voltage is software selectable to either the device's positive and negative supply voltage (VDD and Vss), or the voltage level on the RA3/AN3/ VREF+ pin and RA2/AN2/VREF- pin.

The A/D converter has a unique feature of being able to operate while the device is in SLEEP mode. To operate in SLEEP, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

The output of the sample and hold is the input into the converter, which generates the result via successive approximation.

A device RESET forces all registers to their RESET state. This forces the A/D module to be turned off and any conversion is aborted.

Each port pin associated with the A/D converter can be configured as an analog input (RA3 can also be a voltage reference) or as a digital I/O.

The ADRESH and ADRESL registers contain the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRESH/ ADRESL registers, the GO/DONE bit (ADCON0<2>) is cleared, and A/D interrupt flag bit, ADIF is set. The block diagram of the A/D module is shown in Figure 17-1.




FIGURE 17-1: A/D BLOCK DIAGRAM

The value that is in the ADRESH/ADRESL registers is not modified for a Power-on Reset. The ADRESH/ ADRESL registers will contain unknown data after a Power-on Reset.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as an input. To determine acquisition time, see Section 17.1. After this acquisition time has elapsed, the A/D conversion can be started. The following steps should be followed for doing an A/D conversion:

- 1. Configure the A/D module:
 - Configure analog pins, voltage reference and digital I/O (ADCON1)
 - Select A/D input channel (ADCON0)
 - Select A/D conversion clock (ADCON0)
 - Turn on A/D module (ADCON0)
- 2. Configure A/D interrupt (if desired):
 - Clear ADIF bit
 - Set ADIE bit
 - Set GIE bit
 - Set PEIE bit
- 3. Wait the required acquisition time.
- 4. Start conversion:
 - Set GO/DONE bit (ADCON0)

- 5. Wait for A/D conversion to complete, by either:
 - Polling for the GO/DONE bit to be cleared (interrupts disabled)

OR


- Waiting for the A/D interrupt
- 6. Read A/D Result registers (ADRESH/ADRESL); clear bit ADIF if required.
- 7. For next conversion, go to step 1 or step 2 as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2 TAD is required before the next acquisition starts.

17.1 A/D Acquisition Requirements

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 17-2. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD). The source impedance affects the offset voltage at the analog input (due to pin leakage current). The maximum recommended impedance for analog sources is 2.5 k Ω . After the analog input channel is selected (changed), this acquisition must be done before the conversion can be started.

Note: When the conversion is started, the holding capacitor is disconnected from the input pin.

FIGURE 17-2: ANALOG INPUT MODEL



To calculate the minimum acquisition time, Equation 17-1 may be used. This equation assumes that 1/2 LSb error is used (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

EQUATION 17-1: ACQUISITION TIME

TACQ	=	Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient
	=	TAMP + TC + TCOFF

EQUATION 17-2: A/D MINIMUM CHARGING TIME

```
\begin{array}{lll} VHOLD &=& (VREF - (VREF/2048)) \bullet (1 - e^{(-Tc/CHOLD(RiC + RSS + RS))})\\ or\\ TC &=& -(120 \text{ pF})(1 \text{ k}\Omega + RSS + RS) \ln(1/2048) \end{array}
```

Example 17-1 shows the calculation of the minimum required acquisition time, TACQ. This calculation is based on the following application system assumptions:

CHOLD	=	120 pF
• Rs	=	2.5 kΩ
Conversion Error	\leq	1/2 LSb
• Vdd	=	$\text{5V} \rightarrow \text{Rss} = 7 \text{ k}\Omega$
 Temperature 	=	50°C (system max.)
VHOLD	=	0V @ time = 0

EXAMPLE 17-1: CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME

TACQ =	TAMP + TC + TCOFF
Temperatu	re coefficient is only required for temperatures $> 25^{\circ}$ C.
TACQ =	$2\ \mu s + TC + [(Temp - 25^{\circ}C)(0.05\ \mu s/^{\circ}C)]$
TC =	-CHOLD (RIC + RSS + RS) $\ln(1/2048)$ -120 pF (1 k Ω + 7 k Ω + 2.5 k Ω) $\ln(0.0004883)$ -120 pF (10.5 k Ω) $\ln(0.0004883)$ -1.26 μ s (-7.6246) 9.61 μ s
TACQ =	2 μs + 9.61 μs + [(50°C – 25°C)(0.05 μs/°C)] 11.61 μs + 1.25 μs 12.86 μs

17.2 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 12 TAD per 10-bit conversion. The source of the A/D conversion clock is software selectable. The seven possible options for TAD are:

- 2 Tosc
- 4 Tosc
- 8 Tosc
- 16 Tosc
- 32 Tosc
- 64 Tosc
- Internal A/D module RC oscillator (2-6 μs)

For correct A/D conversions, the A/D conversion clock (TAD) must be selected to ensure a minimum TAD time of 1.6 $\mu s.$

Table 17-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

17.3 Configuring Analog Port Pins

The ADCON1, TRISA and TRISE registers control the operation of the A/D port pins. The port pins that are desired as analog inputs, must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS2:CHS0 bits and the TRIS bits.

- Note 1: When reading the port register, all pins configured as analog input channels will read as cleared (a low level). Pins configured as digital inputs will convert an analog input. Analog levels on a digitally configured input will not affect the conversion accuracy.
 - 2: Analog levels on any pin that is defined as a digital input (including the AN4:AN0 pins) may cause the input buffer to consume current that is out of the device's specification.

AD Clock	Source (TAD)	Maximum Device Frequency			
Operation	Operation ADCS2:ADCS0		PIC18LFXX2		
2 Tosc	000	1.25 MHz	666 kHz		
4 Tosc	100	2.50 MHz	1.33 MHz		
8 Tosc	001	5.00 MHz	2.67 MHz		
16 Tosc	101	10.00 MHz	5.33 MHz		
32 Tosc	010	20.00 MHz	10.67 MHz		
64 Tosc	110	40.00 MHz	21.33 MHz		
RC	011	—	—		


TABLE 17-1: TAD vs. DEVICE OPERATING FREQUENCIES

17.4 A/D Conversions

Figure 17-3 shows the operation of the A/D converter after the GO bit has been set. Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D result register pair will NOT be updated with the partially completed A/D conversion sample. That is, the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers). After the A/D conversion is aborted, a 2 TAD wait is required before the next acquisition is started. After this 2 TAD wait, acquisition on the selected channel is automatically started. The GO/DONE bit can then be set to start the conversion.

Note: The GO/DONE bit should NOT be set in the same instruction that turns on the A/D.






17.4.1 A/D RESULT REGISTERS

The ADRESH:ADRESL register pair is the location where the 10-bit A/D result is loaded at the completion of the A/D conversion. This register pair is 16-bits wide. The A/D module gives the flexibility to left or right justify the 10-bit result in the 16-bit result register. The A/D Format Select bit (ADFM) controls this justification. Figure 17-4 shows the operation of the A/D result justification. The extra bits are loaded with '0's. When an A/D result will not overwrite these locations (A/D disable), these registers may be used as two general purpose 8-bit registers.

FIGURE 17-4: A/D RESULT JUSTIFICATION



17.5 Use of the CCP2 Trigger

An A/D conversion can be started by the "special event trigger" of the CCP2 module. This requires that the CCP2M3:CCP2M0 bits (CCP2CON<3:0>) be programmed as 1011 and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/ DONE bit will be set, starting the A/D conversion, and the Timer1 (or Timer3) counter will be reset to zero. Timer1 (or Timer3) is reset to automatically repeat the A/D acquisition period with minimal software overhead (moving ADRESH/ADRESL to the desired location). The appropriate analog input channel must be selected and the minimum acquisition done before the "special event trigger" sets the GO/DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), the "special event trigger" will be ignored by the A/D module, but will still reset the Timer1 (or Timer3) counter.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on All Other RESETS
INTCON	GIE/ GIEH	PEIE/ GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	0000 000u
PIR1	PSPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
PIE1	PSPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
IPR1	PSPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	0000 0000	0000 0000
PIR2	_	—	—	EEIF	BCLIF	LVDIF	TMR3IF	CCP2IF	0 0000	0 0000
PIE2	_	—	—	EEIE	BCLIE	LVDIE	TMR3IE	CCP2IE	0 0000	0 0000
IPR2		—	—	EEIP	BCLIP	LVDIP	TMR3IP	CCP2IP	1 1111	1 0000
ADRESH	A/D Resul	t Register							xxxx xxxx	uuuu uuuu
ADRESL	A/D Resul	t Register							xxxx xxxx	uuuu uuuu
ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	—	ADON	0000 00-0	0000 00-0
ADCON1	ADFM	ADCS2	—	_	PCFG3	PCFG2	PCFG1	PCFG0	000	000
PORTA	_	RA6	RA5	RA4	RA3	RA2	RA1	RA0	0x 0000	0u 0000
TRISA	_	PORTA Data Direction Register						11 1111	11 1111	
PORTE	_	_		_	_	RE2	RE1	RE0	000	000
LATE	_	_	_	_	—	LATE2	LATE1	LATE0	xxx	uuu
TRISE	IBF	OBF	IBOV	PSPMODE	—	PORTE Data	a Direction	bits	0000 -111	0000 -111

TABLE 17-2:SUMMARY OF A/D REGISTERS

Legend: x = unknown, u = unchanged, - = unimplemented, read as '0'. Shaded cells are not used for A/D conversion. Note 1: The PSPIF, PSPIE and PSPIP bits are reserved on the PIC18F2X2 devices; always maintain these bits clear.

18.0 LOW VOLTAGE DETECT

In many applications, the ability to determine if the device voltage (VDD) is below a specified voltage level is a desirable feature. A window of operation for the application can be created, where the application software can do "housekeeping tasks" before the device voltage exits the valid operating range. This can be done using the Low Voltage Detect module.

This module is a software programmable circuitry, where a device voltage trip point can be specified. When the voltage of the device becomes lower then the specified point, an interrupt flag is set. If the interrupt is enabled, the program execution will branch to the interrupt vector address and the software can then respond to that interrupt source. The Low Voltage Detect circuitry is completely under software control. This allows the circuitry to be "turned off" by the software, which minimizes the current consumption for the device.

Figure 18-1 shows a possible application voltage curve (typically for batteries). Over time, the device voltage decreases. When the device voltage equals voltage VA, the LVD logic generates an interrupt. This occurs at time TA. The application software then has the time, until the device voltage is no longer in valid operating range, to shutdown the system. Voltage point VB is the minimum valid operating voltage specification. This occurs at time TB. The difference TB - TA is the total time for shutdown.





FIGURE 18-1: TYPICAL LOW VOLTAGE DETECT APPLICATION

The block diagram for the LVD module is shown in Figure 18-2. A comparator uses an internally generated reference voltage as the set point. When the selected tap output of the device voltage crosses the set point (is lower than), the LVDIF bit is set.

Each node in the resistor divider represents a "trip point" voltage. The "trip point" voltage is the minimum supply voltage level at which the device can operate before the LVD module asserts an interrupt. When the supply voltage is equal to the trip point, the voltage tapped off of the resistor array is equal to the 1.2V internal reference voltage generated by the voltage reference module. The comparator then generates an interrupt signal setting the LVDIF bit. This voltage is software programmable to any one of 16 values (see Figure 18-2). The trip point is selected by programming the LVDL3:LVDL0 bits (LVDCON<3:0>).


PIC18FXX2

FIGURE 18-2: LOW VOLTAGE DETECT (LVD) BLOCK DIAGRAM



The LVD module has an additional feature that allows the user to supply the trip voltage to the module from an external source. This mode is enabled when bits LVDL3:LVDL0 are set to 1111. In this state, the comparator input is multiplexed from the external input pin, LVDIN (Figure 18-3). This gives users flexibility, because it allows them to configure the Low Voltage Detect interrupt to occur at any voltage in the valid operating range.

FIGURE 18-3: LOW VOLTAGE DETECT (LVD) WITH EXTERNAL INPUT BLOCK DIAGRAM



18.1 Control Register

The Low Voltage Detect Control register controls the operation of the Low Voltage Detect circuitry.

REGISTER 18-1: LVDCON REGISTER

U-0	U-0	R-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1
—	_	IRVST	LVDEN	LVDL3	LVDL2	LVDL1	LVDL0
bit 7							bit 0

- bit 7-6 Unimplemented: Read as '0'
- bit 5 IRVST: Internal Reference Voltage Stable Flag bit
 - 1 = Indicates that the Low Voltage Detect logic will generate the interrupt flag at the specified voltage range
 - Indicates that the Low Voltage Detect logic will not generate the interrupt flag at the specified voltage range and the LVD interrupt should not be enabled
- bit 4 LVDEN: Low Voltage Detect Power Enable bit
 - 1 = Enables LVD, powers up LVD circuit
 - 0 = Disables LVD, powers down LVD circuit
- bit 3-0 LVDL3:LVDL0: Low Voltage Detection Limit bits
 - 1111 = External analog input is used (input comes from the LVDIN pin)
 - 1110 = 4.5V 4.77V
 - 1101 = 4.2V 4.45V1100 = 4.0V 4.24V1011 = 3.8V 4.03V1010 = 3.6V 3.82V1001 = 3.5V 3.71V1000 = 3.3V 3.50V0111 = 3.0V 3.18V0110 = 2.8V 2.97V0101 = 2.7V 2.86V0100 = 2.5V 2.65V0011 = 2.4V 2.54V0010 = 2.2V 2.33V
 - 0001 = 2.0V 2.12V
 - 0000 = Reserved
 - **Note:** LVDL3:LVDL0 modes which result in a trip point below the valid operating voltage of the device are not tested.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

18.2 Operation

Depending on the power source for the device voltage, the voltage normally decreases relatively slowly. This means that the LVD module does not need to be constantly operating. To decrease the current requirements, the LVD circuitry only needs to be enabled for short periods, where the voltage is checked. After doing the check, the LVD module may be disabled.

Each time that the LVD module is enabled, the circuitry requires some time to stabilize. After the circuitry has stabilized, all status flags may be cleared. The module will then indicate the proper state of the system.

The following steps are needed to set up the LVD module:

- Write the value to the LVDL3:LVDL0 bits (LVDCON register), which selects the desired LVD Trip Point.
- 2. Ensure that LVD interrupts are disabled (the LVDIE bit is cleared or the GIE bit is cleared).
- 3. Enable the LVD module (set the LVDEN bit in the LVDCON register).
- 4. Wait for the LVD module to stabilize (the IRVST bit to become set).
- 5. Clear the LVD interrupt flag, which may have falsely become set until the LVD module has stabilized (clear the LVDIF bit).
- 6. Enable the LVD interrupt (set the LVDIE and the GIE bits).

Figure 18-4 shows typical waveforms that the LVD module may be used to detect.




FIGURE 18-4: LOW VOLTAGE DETECT WAVEFORMS

18.2.1 REFERENCE VOLTAGE SET POINT

The Internal Reference Voltage of the LVD module may be used by other internal circuitry (the Programmable Brown-out Reset). If these circuits are disabled (lower current consumption), the reference voltage circuit requires a time to become stable before a low voltage condition can be reliably detected. This time is invariant of system clock speed. This start-up time is specified in electrical specification parameter 36. The low voltage interrupt flag will not be enabled until a stable reference voltage is reached. Refer to the waveform in Figure 18-4.

18.2.2 CURRENT CONSUMPTION

When the module is enabled, the LVD comparator and voltage divider are enabled and will consume static current. The voltage divider can be tapped from multiple places in the resistor array. Total current consumption, when enabled, is specified in electrical specification parameter #D022B.

18.3 Operation During SLEEP

When enabled, the LVD circuitry continues to operate during SLEEP. If the device voltage crosses the trip point, the LVDIF bit will be set and the device will wakeup from SLEEP. Device execution will continue from the interrupt vector address if interrupts have been globally enabled.

18.4 Effects of a RESET

A device RESET forces all registers to their RESET state. This forces the LVD module to be turned off.

PIC18FXX2

NOTES:

19.0 SPECIAL FEATURES OF THE CPU

There are several features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving Operating modes and offer code protection. These are:

- OSC Selection
- RESET
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- SLEEP
- Code Protection
- ID Locations
- In-Circuit Serial Programming

All PIC18FXX2 devices have a Watchdog Timer, which is permanently enabled via the configuration bits or software controlled. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Powerup Timer (PWRT), which provides a fixed delay on power-up only, designed to keep the part in RESET while the power supply stabilizes. With these two timers on-chip, most applications need no external RESET circuitry.

SLEEP mode is designed to offer a very low current Power-down mode. The user can wake-up from SLEEP through external RESET, Watchdog Timer Wake-up or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost, while the LP crystal option saves power. A set of configuration bits are used to select various options.

19.1 Configuration Bits

The configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location 300000h.

The user will note that address 300000h is beyond the user program memory space. In fact, it belongs to the configuration memory space (300000h - 3FFFFh), which can only be accessed using Table Reads and Table Writes.

Programming the configuration registers is done in a manner similar to programming the FLASH memory (see Section 5.5.1). The only difference is the configuration registers are written a byte at a time. The sequence of events for programming configuration registers is:

- 1. Load table pointer with address of configuration register being written.
- 2. Write a single byte using the TBLWT instruction.
- 3. Set EEPGD to point to program memory, set the CFGS bit to access configuration registers, and set WREN to enable byte writes.
- 4. Disable interrupts.
- 5. Write 55h to EECON2.
- 6. Write AAh to EECON2.
- 7. Set the WR bit. This will begin the write cycle.
- 8. CPU will stall for duration of write (approximately 2 ms using internal timer).
- 9. Execute a NOP.
- 10. Re-enable interrupts.

TABLE 19-1:	CONFIGURATION BITS AND DEVICE IDS
-------------	-----------------------------------

File	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default/ Unprogrammed Value
300001h	CONFIG1H	_	_	OSCSEN	_	_	FOSC2	FOSC1	FOSC0	1111
300002h	CONFIG2L	_	_	_	_	BORV1	BORV0	BOREN	PWRTEN	1111
300003h	CONFIG2H		_	_	_	WDTPS2	WDTPS1	WDTPS0	WDTEN	1111
300005h	CONFIG3H		_	_	_	_	_	_	CCP2MX	1
300006h	CONFIG4L	DEBUG	_	_	_	_	LVP	_	STVREN	11-1
300008h	CONFIG5L	_	_	_	_	CP3	CP2	CP1	CP0	1111
300009h	CONFIG5H	CPD	CPB	_	_	_	_	_	—	11
30000Ah	CONFIG6L	_	_	_	_	WRT3	WRT2	WRT1	WRT0	1111
30000Bh	CONFIG6H	WRTD	WRTB	WRTC	_	_	_	_	—	111
30000Ch	CONFIG7L	_	_	_	_	EBTR3	EBTR2	EBTR1	EBTR0	1111
30000Dh	CONFIG7H		EBTRB	_	_	_	_	_	—	-1
3FFFFEh	DEVID1	DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0	(1)
3FFFFFh	DEVID2	DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	0000 0100

 $\label{eq:Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition. \\ Shaded cells are unimplemented, read as '0'.$

Note 1: See Register 19-12 for DEVID1 values.

REGISTER 19-1: CONFIGURATION REGISTER 1 HIGH (CONFIG1H: BYTE ADDRESS 300001h)

U-0	U-0	R/P-1	U-0	U-0	R/P-1	R/P-1	R/P-1
_	—	OSCSEN		—	FOSC2	FOSC1	FOSC0
bit 7							bit 0

bit 7-6	Unimplemented: Read	as '0'						
bit 5	OSCSEN: Oscillator System Clock Switch Enable bit							
	-	•	bled (main oscillator is source) led (oscillator switching is enabled)					
bit 4-3	Unimplemented: Read	as '0'						
bit 2-0	FOSC2:FOSC0: Oscilla	tor Selection bits						
	110 = HS oscillator with 101 = EC oscillator w/ C	DSC2 configured as RA6 PLL enabled/Clock freq DSC2 configured as RA6 DSC2 configured as divid	uency = (4 x Fosc)					
	Legend:							
	R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'					

				•				-
	U-0	U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1
	_	—	_	—	BORV1	BORV0	BOREN	PWRTEN
	bit 7							bit 0
bit 7-4	Unimplem	ented: Read	as '0'					
bit 3-2	BORV1:BO	DRV0: Brown	-out Reset V	oltage bits				
	01 = VBOR	set to 2.7V set to 4.2V set to 4.5V						
bit 1	BOREN: B	BOREN: Brown-out Reset Enable bit						
		1 = Brown-out Reset enabled 0 = Brown-out Reset disabled						
oit 0	PWRTEN :	PWRTEN: Power-up Timer Enable bit						
	1 = PWRT							
	0 = PWRT	enabled						
	Legend:							
	D Doodo	hla hit		mmahla hit		nlamantad	hit road or	· (0)

REGISTER 19-2: CONFIGURATION REGISTER 2 LOW (CONFIG2L: BYTE ADDRESS 300002h)

Legend:		
R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
- n = Value when device	e is unprogrammed	u = Unchanged from programmed state

REGISTER 19-3: CONFIGURATION REGISTER 2 HIGH (CONFIG2H: BYTE ADDRESS 300003h)


U-0	U-0	U-0	U-0	R/P-1	R/P-1	R/P-1	R/P-1
—	—	—	—	WDTPS2	WDTPS1	WDTPS0	WDTEN
bit 7							bit 0

- bit 7-4 Unimplemented: Read as '0'
- bit 3-1 WDTPS2:WDTPS0: Watchdog Timer Postscale Select bits
 - 111 = 1:128
 - 110 = 1:64
 - 101 = 1:32
 - 100 = 1:16
 - 011 = 1:8
 - 010 = 1:4
 - 001 = 1:2
 - 000 = 1:1
- bit 0 WDTEN: Watchdog Timer Enable bit
 - 1 = WDT enabled
 - 0 = WDT disabled (control is placed on the SWDTEN bit)

l	Legend:		
F	R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
-	- n = Value when device	is unprogrammed	u = Unchanged from programmed state

bit 7-1 bit 0

REGISTER 19-4: CONFIGURATION REGISTER 3 HIGH (CONFIG3H: BYTE ADDRESS 300005h)



1 = CCP2 input/output is multiplexed with RC1

0 = CCP2 input/output is multiplexed with RB3

l	Legend:		
F	R = Readable bit	P = Programmable bit	U = Unimplemented bit, read as '0'
-	- n = Value when device	e is unprogrammed	u = Unchanged from programmed state

REGISTER 19-5: CONFIGURATION REGISTER 4 LOW (CONFIG4L: BYTE ADDRESS 300006h)

	R/P-1	U-0	U-0	U-0	U-0	R/P-1	U-0	R/P-1			
	BKBUG		_			LVP	_	STVREN			
	bit 7							bit 0			
bit 7	1 = Backgr	Background D round Debugg round Debugg	ger disable	d. RB6 and F	•	•		•			
bit 6-3	Unimplem	Unimplemented: Read as '0'									
bit 2	LVP: Low Voltage ICSP Enable bit										
		oltage ICSP e oltage ICSP c									
bit 1	Unimplem	ented: Read	as '0'								
bit 0	STVREN:	Stack Full/Un	derflow Re	set Enable b	bit						
	 1 = Stack Full/Underflow will cause RESET 0 = Stack Full/Underflow will not cause RESET 										
	Legend:										
	R = Reada	ble bit	C = Cleara	able bit	U = Unim	nplemented	d bit, read as	'0'			
	- n = Value	when device	is unprogra	ammed	u = Unch	anged fror	n programme	ed state			

	U-0	U-0	U-0	U-0	R/C-1	R/C-1	R/C-1	R/C-1			
	—	_	_	_	CP3 ⁽¹⁾	CP2 ⁽¹⁾	CP1	CP0			
	bit 7							bit 0			
bit 7-4	Unimpleme	nted: Read	as '0'								
bit 3	CP3: Code	Protection b	it(1)								
		1 = Block 3 (006000-007FFFh) not code protected 0 = Block 3 (006000-007FFFh) code protected									
bit 2	CP2: Code	Protection b	it(1)								
	1 = Block 2 0 = Block 2	•	,	code protecte protected	ed						
bit 1	CP1: Code	Protection b	it								
	1 = Block 1 0 = Block 1	•	,	code protecte protected	ed						
bit 0	it 0 CP0: Code Protection bit										
	1 = Block 0 0 = Block 0	•	,	code protecte protected	ed						

REGISTER 19-6: CONFIGURATION REGISTER 5 LOW (CONFIG5L: BYTE ADDRESS 300008h)

Note 1: Unimplemented in PIC18FX42 devices; maintain this bit set.

Legend:		
R = Readable bit	C = Clearable bit	U = Unimplemented bit, read as '0'
- n = Value when dev	ice is unprogrammed	u = Unchanged from programmed state

REGISTER 19-7: CONFIGURATION REGISTER 5 HIGH (CONFIG5H: BYTE ADDRESS 300009h)

	R/C-1	R/C-1	U-0	U-0	U-0	U-0	U-0	U-0		
	CPD	CPB	_	—	—	_	—	_		
	bit 7							bit 0		
bit 7	CPD: Data EEPROM Code Protection bit									
	1 = Data EEPROM not code protected0 = Data EEPROM code protected									
bit 6	CPB: Boot Block Code Protection bit									
	1 = Boot B	lock (00000	0-0001FFh)	not code pr	otected					
	0 = Boot B	lock (00000	0-0001FFh)	code protec	cted					
bit 5-0	Unimplem	ented: Rea	d as '0'							
	Legend:									
	R = Reada	ble bit	C = Clear	able bit	U = Unin	nplemented	bit, read as	'0'		
	- n = Value	when devic	e is unprogr	ammed	u = Unch	nanged from	programme	d state		

PIC18FXX2

	U-0	U-0	U-0	U-0	R/C-1	R/C-1	R/C-1	R/C-1			
	—	_		_	WRT3 ⁽¹⁾	WRT2 ⁽¹⁾	WRT1	WRT0			
	bit 7							bit 0			
bit 7-4 bit 3	Unimplemented: Read as '0' WRT3: Write Protection bit ⁽¹⁾ 1 = Block 3 (006000-007FFFh) not write protected 0 = Block 3 (006000-007FFFh) write protected										
bit 2	WRT2: Write Protection bit ⁽¹⁾ 1 = Block 2 (004000-005FFFh) not write protected 0 = Block 2 (004000-005FFFh) write protected										
bit 1	WRT1: Write Protection bit 1 = Block 1 (002000-003FFFh) not write protected 0 = Block 1 (002000-003FFFh) write protected										
bit 0	1 = Block 0	te Protection (000200h-0 (000200h-0	01FFFh) not								

REGISTER 19-8: CONFIGURATION REGISTER 6 LOW (CONFIG6L: BYTE ADDRESS 30000Ah)

Note 1: Unimplemented in PIC18FX42 devices; maintain this bit set.

Legend:		
R = Readable bit	C = Clearable bit	U = Unimplemented bit, read as '0'
- n = Value when dev	vice is unprogrammed	u = Unchanged from programmed state

REGISTER 19-9: CONFIGURATION REGISTER 6 HIGH (CONFIG6H: BYTE ADDRESS 30000Bh)

	R/C-1	R/C-1	C-1	U-0	U-0	U-0	U-0	U-0
	WRTD	WRTB	WRTC	—	—	_		—
	bit 7							bit 0
bit 7	WRTD: Da	ta EEPRON	1 Write Prote	ection bit				
	1 = Data E	EPROM not	write prote	cted				
	0 = Data E	EPROM wri	te protected	1				
bit 6	WRTB: Bo	ot Block Wr	te Protectio	n bit				
	1 = Boot B	lock (00000	0-0001FFh)	not write pr	otected			
	0 = Boot B	lock (00000	0-0001FFh)	write protect	ted			
bit 5	WRTC: Co	onfiguration I	Register Wr	ite Protectio	n bit			
	1 = Config	uration regis	ters (30000	0-3000FFh)	not write pro	otected		
	0 = Config	uration regis	ters (30000	0-3000FFh)	write protect	ted		
	Note:	This bit is re	ead only, an	d cannot be	changed in	User mode.		
bit 4-0	Unimplem	ented: Rea	d as '0'					
	•							
	Legend:							
								(a)

Legend:		
R = Readable bit	C =Clearable bit	U = Unimplemented bit, read as '0'
- n = Value when device	e is unprogrammed	u = Unchanged from programmed state

REGISTER 19-10: CONFIGURATION REGISTER 7 LOW (CONFIG7L: BYTE ADDRESS 30000Ch)

				•				•			
	U-0	U-0	U-0	U-0	R/C-1	R/C-1	R/C-1	R/C-1			
		_	_	_	EBTR3 ⁽¹⁾	EBTR2 ⁽¹⁾	EBTR1	EBTR0			
	bit 7							bit 0			
bit 7-4	Unimplem	ented: Read	d as '0'								
bit 3	EBTR3: Ta	ble Read Pr	otection bit(1)							
	1 = Block 3 (006000-007FFFh) not protected from Table Reads executed in other blocks 0 = Block 3 (006000-007FFFh) protected from Table Reads executed in other blocks										
bit 2	EBTR2: Ta	ble Read Pr	otection bit(1)							
		•		•	om Table Re Table Reads						
bit 1	EBTR1: Ta	ble Read Pr	otection bit								
			,		om Table Re Table Reads						
bit 0	EBTR0: Ta	ble Read Pr	otection bit								
		•	,		from Table R n Table Read						
	Note 1:	Unimpleme	nted in PIC	18FX42 dev	ices; maintair	n this bit set.					

Legend:		
R = Readable bit	C = Clearable bit	U = Unimplemented bit, read as '0'
- n = Value when dev	vice is unprogrammed	u = Unchanged from programmed state

REGISTER 19-11: CONFIGURATION REGISTER 7 HIGH (CONFIG7H: BYTE ADDRESS 30000Dh)

U-0	R/C-1	U-0	U-0	U-0	U-0	U-0	U-0
—	EBTRB	—	—	—	—	—	—
bit 7							bit 0

bit 7 Unimplemented: Read as '0'

bit 6 **EBTRB:** Boot Block Table Read Protection bit

> 1 = Boot Block (000000-0001FFh) not protected from Table Reads executed in other blocks 0 = Boot Block (000000-0001FFh) protected from Table Reads executed in other blocks

bit 5-0 Unimplemented: Read as '0'

Legend:		
R = Readable bit	C =Clearable bit	U = Unimplemented bit, read as '0'
- n = Value when dev	ice is unprogrammed	u = Unchanged from programmed state

REGISTER 19-12: DEVICE ID REGISTER 1 FOR PIC18FXX2 (DEVID1: BYTE ADDRESS 3FFFFEh)

	R	R	R	R	R	R	R	R	
	DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0	
	bit 7							bit 0	
bit 7-5	DEV2:DEV0: Device ID bits 000 = PIC18F252 001 = PIC18F452 100 = PIC18F242 101 = PIC18F442								
bit 4-0	REV4:REV0: Revision ID bits								
	I hese bits	are used to	indicate the	device revis	sion.				
	Legend:								
	R = Reada	ble bit	P =Progra	mmable bit	U = Unin	nplemented	bit, read as	'0'	
	- n = Value	when devic	e is unprogr	ammed	u = Uncł	nanged from	programme	ed state	
			U			•			

REGISTER 19-13: DEVICE ID REGISTER 2 FOR PIC18FXX2 (DEVID2: BYTE ADDRESS 3FFFFFh)

R	R	R	R	R	R	R	R
DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3
bit 7							bit 0

bit 7-0 **DEV10:DEV3:** Device ID bits

These bits are used with the DEV2:DEV0 bits in the Device ID Register 1 to identify the part number.

Legend:		
R = Readable bit	P =Programmable bit	U = Unimplemented bit, read as '0'
- n = Value when dev	ice is unprogrammed	u = Unchanged from programmed state

19.2 Watchdog Timer (WDT)

The Watchdog Timer is a free running on-chip RC oscillator, which does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKI pin. That means that the WDT will run, even if the clock on the OSC1/CLKI and OSC2/CLKO/ RA6 pins of the device has been stopped, for example, by execution of a SLEEP instruction.

During normal operation, a WDT time-out generates a device RESET (Watchdog Timer Reset). If the device is in SLEEP mode, a WDT time-out causes the device to wake-up and continue with normal operation (Watchdog Timer Wake-up). The TO bit in the RCON register will be cleared upon a WDT time-out.

The Watchdog Timer is enabled/disabled by a device configuration bit. If the WDT is enabled, software execution may not disable this function. When the WDTEN configuration bit is cleared, the SWDTEN bit enables/ disables the operation of the WDT.

The WDT time-out period values may be found in the Electrical Specifications (Section 22.0) under parameter D031. Values for the WDT postscaler may be assigned using the configuration bits.


Note:	The CLRWDT and SLEEP instructions clear the WDT and the postscaler, if assigned to the WDT and prevent it from timing out and generating a device RESET condition.
Note:	When a CLRWDT instruction is executed

and the postscaler is assigned to the WDT, the postscaler count will be cleared, but the postscaler assignment is not changed.

19.2.1 CONTROL REGISTER

Register 19-14 shows the WDTCON register. This is a readable and writable register, which contains a control bit that allows software to override the WDT enable configuration bit, only when the configuration bit has disabled the WDT.

REGISTER 19-14: WDTCON REGISTER



bit 7-1 Unimplemented: Read as '0'

bit 0

SWDTEN: Software Controlled Watchdog Timer Enable bit

- 1 = Watchdog Timer is on
- Watchdog Timer is turned off if the WDTEN configuration bit in the configuration register = '0'

Legend:	
R = Readable bit	W = Writable bit
U = Unimplemented bit, read as '0'	- n = Value at POR

19.2.2 WDT POSTSCALER

The WDT has a postscaler that can extend the WDT Reset period. The postscaler is selected at the time of the device programming, by the value written to the CONFIG2H configuration register.




FIGURE 19-1: WATCHDOG TIMER BLOCK DIAGRAM

TABLE 19-2: SUMMARY OF WATCHDOG TIMER REGISTERS

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
CONFIG2H	—		—	—	WDTPS2	WDTPS2	WDTPS0	WDTEN
RCON	IPEN	_	—	RI	TO	PD	POR	BOR
WDTCON	_		_	_	_	_	_	SWDTEN

Legend: Shaded cells are not used by the Watchdog Timer.

19.3 Power-down Mode (SLEEP)

Power-down mode is entered by executing a $\ensuremath{\mathtt{SLEEP}}$ instruction.

If enabled, the Watchdog Timer will be cleared, but keeps running, the PD bit (RCON<3>) is cleared, the TO (RCON<4>) bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, low or hi-impedance).

For lowest current consumption in this mode, place all I/O pins at either VDD or VSS, ensure no external circuitry is drawing current from the I/O pin, power-down the A/D and disable external clocks. Pull all I/O pins that are hi-impedance inputs, high or low externally, to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or VSS for lowest current consumption. The contribution from on-chip pull-ups on PORTB should be considered.

The MCLR pin must be at a logic high level (VIHMC).

19.3.1 WAKE-UP FROM SLEEP

The device can wake-up from SLEEP through one of the following events:

- 1. External RESET input on $\overline{\text{MCLR}}$ pin.
- 2. Watchdog Timer Wake-up (if WDT was enabled).
- 3. Interrupt from INT pin, RB port change or a Peripheral Interrupt.

The following peripheral interrupts can wake the device from SLEEP:

- 1. PSP read or write.
- 2. TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- 3. TMR3 interrupt. Timer3 must be operating as an asynchronous counter.
- 4. CCP Capture mode interrupt.
- 5. Special event trigger (Timer1 in Asynchronous mode using an external clock).
- 6. MSSP (START/STOP) bit detect interrupt.
- MSSP transmit or receive in Slave mode (SPI/I²C).
- 8. USART RX or TX (Synchronous Slave mode).
- 9. A/D conversion (when A/D clock source is RC).
- 10. EEPROM write operation complete.
- 11. LVD interrupt.

Other peripherals cannot generate interrupts, since during SLEEP, no on-chip clocks are present.

External MCLR Reset will cause a device RESET. All other events are considered a continuation of program execution and will cause a "wake-up". The TO and PD bits in the RCON register can be used to determine the cause of the device RESET. The PD bit, which is set on power-up, is cleared when SLEEP is invoked. The TO bit is cleared, if a WDT time-out occurred (and caused wake-up).

When the SLEEP instruction is being executed, the next instruction (PC + 2) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt address. In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

19.3.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If an interrupt condition (interrupt flag bit and interrupt enable bits are set) occurs before the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT postscaler will not be cleared, the TO bit will not be set and PD bits will not be cleared.
- If the interrupt condition occurs during or after the execution of a SLEEP instruction, the device will immediately wake-up from SLEEP. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the PD bit. If the PD bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

WAKE-UP FROM SLEEP THROUGH INTERRUPT^(1,2) **FIGURE 19-2:**

; Q1 Q2 Q3 Q4 OSC1/√_√_√_	; Q1 Q2 Q3 Q4 /~	; Q1			Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4;	Q1 Q2 Q3 Q4;
CLKO ⁽⁴⁾	×/	<u> </u>	Tost ⁽²⁾		×	\/	
INT pin	I	i			I		
INTF flag (INTCON<1>)	, , ,	Y			Interrupt Latency	(3)	
GIEH bit (INTCON<7>)	<u> </u> 	Processor in SLEEP		<u>.</u>	<u> </u> 		
INSTRUCTION FLOW	1	1			1	I I	1
PC X PC	X PC+2	Х РС	+4	PC+4	X PC + 4	X 0008h	000Ah
Instruction { Fetched { Inst(PC) = SLEEP	Inst(PC + 2)	1 1 1	1	Inst(PC + 4)	1 1 1	Inst(0008h)	Inst(000Ah)
Instruction Inst(PC - 1)	SLEEP	1 1 1	1	Inst(PC + 2)	Dummy Cycle	Dummy Cycle	Inst(0008h)

Note

XT, HS or LP Oscillator mode assumed.
 GIE = '1' assumed. In this case, after wake-up, the processor jumps to the interrupt routine. If GIE = '0', execution will continue in-line.
 Tost = 1024 Tosc (drawing not to scale). This delay will not occur for RC and EC Osc modes.
 CLKO is not available in these Osc modes, but shown here for timing reference.

19.4 Program Verification and Code Protection

The overall structure of the code protection on the PIC18 FLASH devices differs significantly from other PICmicro devices.

The user program memory is divided into five blocks. One of these is a boot block of 512 bytes. The remainder of the memory is divided into four blocks on binary boundaries. Each of the five blocks has three code protection bits associated with them. They are:

- Code Protect bit (CPn)
- Write Protect bit (WRTn)
- External Block Table Read bit (EBTRn)

Figure 19-3 shows the program memory organization for 16- and 32-Kbyte devices, and the specific code protection bit associated with each block. The actual locations of the bits are summarized in Table 19-3.

FIGURE 19-3: CODE PROTECTED PROGRAM MEMORY FOR PIC18F2XX/4XX

MEMORY SI	ZE/DEVICE		Block Code Protection
16 Kbytes (PIC18FX42)	32 Kbytes (PIC18FX52)	Address Range	Controlled By:
Boot Block	Boot Block	000000h 0001FFh	CPB, WRTB, EBTRB
Block 0	Block 0	000200h 001FFFh	CP0, WRT0, EBTR0
Block 1	Block 1	002000h 003FFFh	CP1, WRT1, EBTR1
Unimplemented Read 0's	Block 2	004000h 005FFFh	CP2, WRT2, EBTR2
Unimplemented Read 0's	Block 3	006000h 007FFFh	CP3, WRT3, EBTR3
Unimplemented Read 0's	Unimplemented Read 0's	008000h	(Unimplemented Memory Space)
		1FFFFFh	

TABLE 19-3: SUMMARY OF CODE PROTECTION REGISTERS

File I	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
300008h	CONFIG5L		—	_		CP3	CP2	CP1	CP0
300009h	CONFIG5H	CPD	CPB	_	_	—	—	_	_
30000Ah	CONFIG6L	—	—	_	_	WRT3	WRT2	WRT1	WRT0
30000Bh	CONFIG6H	WRTD	WRTB	WRTC	_	—	—	_	_
30000Ch	CONFIG7L	_	—	—	_	EBTR3	EBTR2	EBTR1	EBTR0
30000Dh	CONFIG7H		EBTRB			_	_		

Legend: Shaded cells are unimplemented.

19.4.1 PROGRAM MEMORY CODE PROTECTION


The user memory may be read to or written from any location using the Table Read and Table Write instructions. The device ID may be read with Table Reads. The configuration registers may be read and written with the Table Read and Table Write instructions.

In User mode, the CPn bits have no direct effect. CPn bits inhibit external reads and writes. A block of user memory may be protected from Table Writes if the WRTn configuration bit is '0'. The EBTRn bits control Table Reads. For a block of user memory with the EBTRn bit set to '0', a Table Read instruction that executes from within that block is allowed to read. A Table Read instruction that executes from a location

outside of that block is not allowed to read, and will result in reading '0's. Figures 19-4 through 19-6 illustrate Table Write and Table Read protection.

Note: Code protection bits may only be written to a '0' from a '1' state. It is not possible to write a '1' to a bit in the '0' state. Code protection bits are only set to '1' by a full chip erase or block erase function. The full chip erase and block erase functions can only be initiated via ICSP or an external programmer.

FIGURE 19-4: TABLE WRITE (WRTn) DISALLOWED







FIGURE 19-5: EXTERNAL BLOCK TABLE READ (EBTRn) DISALLOWED

FIGURE 19-6: EXTERNAL BLOCK TABLE READ (EBTRn) ALLOWED



19.4.2 DATA EEPROM CODE PROTECTION

The entire Data EEPROM is protected from external reads and writes by two bits: CPD and WRTD. CPD inhibits external reads and writes of Data EEPROM. WRTD inhibits external writes to Data EEPROM. The CPU can continue to read and write Data EEPROM regardless of the protection bit settings.

19.4.3 CONFIGURATION REGISTER PROTECTION

The configuration registers can be write protected. The WRTC bit controls protection of the configuration registers. In User mode, the WRTC bit is readable only. WRTC can only be written via ICSP or an external programmer.

19.5 ID Locations

Eight memory locations (20000h - 200007h) are designated as ID locations, where the user can store checksum or other code identification numbers. These locations are accessible during normal execution through the TBLRD and TBLWT instructions, or during program/verify. The ID locations can be read when the device is code protected.

The sequence for programming the ID locations is similar to programming the FLASH memory (see Section 5.5.1).

19.6 In-Circuit Serial Programming

PIC18FXXX microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

19.7 In-Circuit Debugger

When the DEBUG bit in configuration register CONFIG4L is programmed to a '0', the In-Circuit Debugger functionality is enabled. This function allows simple debugging functions when used with MPLAB[®] IDE. When the microcontroller has this feature enabled, some of the resources are not available for general use. Table 19-4 shows which features are consumed by the background debugger.

TABLE 19-4: DE	BUGGER RESOURCES
----------------	------------------

I/O pins	RB6, RB7				
Stack	2 levels				
Program Memory	512 bytes				
Data Memory	10 bytes				

To use the In-Circuit Debugger function of the microcontroller, the design must implement In-Circuit Serial Programming connections to MCLR/VPP, VDD, GND, RB7 and RB6. This will interface to the In-Circuit Debugger module available from Microchip or one of the third party development tool companies.

19.8 Low Voltage ICSP Programming

The LVP bit configuration register CONFIG4L enables low voltage ICSP programming. This mode allows the microcontroller to be programmed via ICSP using a VDD source in the operating voltage range. This only means that VPP does not have to be brought to VIHH, but can instead be left at the normal operating voltage. In this mode, the RB5/PGM pin is dedicated to the programming function and ceases to be a general purpose I/O pin. During programming, VDD is applied to the MCLR/VPP pin. To enter Programming mode, VDD must be applied to the RB5/PGM, provided the LVP bit is set. The LVP bit defaults to a ('1') from the factory.

- Note 1: The High Voltage Programming mode is always available, regardless of the state of the LVP bit, by applying VIHH to the MCLR pin.
 - 2: While in low voltage ICSP mode, the RB5 pin can no longer be used as a general purpose I/O pin, and should be held low during normal operation to protect against inadvertent ICSP mode entry.
 - 3: When using low voltage ICSP programming (LVP), the pull-up on RB5 becomes disabled. If TRISB bit 5 is cleared, thereby setting RB5 as an output, LATB bit 5 must also be cleared for proper operation.

If Low Voltage Programming mode is not used, the LVP bit can be programmed to a '0' and RB5/PGM becomes a digital I/O pin. However, the LVP bit may only be programmed when programming is entered with VIHH on MCLR/VPP.

It should be noted that once the LVP bit is programmed to 0, only the High Voltage Programming mode is available and only High Voltage Programming mode can be used to program the device.

When using low voltage ICSP, the part must be supplied 4.5V to 5.5V, if a bulk erase will be executed. This includes reprogramming of the code protect bits from an on-state to off-state. For all other cases of low voltage ICSP, the part may be programmed at the normal operating voltage. This means unique user IDs, or user code can be reprogrammed or added.

20.0 INSTRUCTION SET SUMMARY

The PIC18FXXX instruction set adds many enhancements to the previous PICmicro instruction sets, while maintaining an easy migration from these PICmicro instruction sets.

Most instructions are a single program memory word (16-bits), but there are three instructions that require two program memory locations.

Each single word instruction is a 16-bit word divided into an OPCODE, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into four basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal operations
- Control operations

The PIC18FXXX instruction set summary in Table 20-2 lists **byte-oriented**, **bit-oriented**, **literal** and **control** operations. Table 20-1 shows the opcode field descriptions.

Most byte-oriented instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The destination of the result (specified by 'd')
- 3. The accessed memory (specified by 'a')

The file register designator 'f' specifies which file register is to be used by the instruction.

The destination designator 'd' specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the WREG register. If 'd' is one, the result is placed in the file register specified in the instruction.

All **bit-oriented** instructions have three operands:

- 1. The file register (specified by 'f')
- 2. The bit in the file register (specified by 'b')
- 3. The accessed memory (specified by 'a')

The bit field designator 'b' selects the number of the bit affected by the operation, while the file register designator 'f' represents the number of the file in which the bit is located. The **literal** instructions may use some of the following operands:

- A literal value to be loaded into a file register (specified by 'k')
- The desired FSR register to load the literal value into (specified by 'f')
- No operand required (specified by '—')

The **control** instructions may use some of the following operands:

- A program memory address (specified by 'n')
- The mode of the Call or Return instructions (specified by 's')
- The mode of the Table Read and Table Write instructions (specified by 'm')
- No operand required (specified by '—')

All instructions are a single word, except for three double-word instructions. These three instructions were made double-word instructions so that all the required information is available in these 32 bits. In the second word, the 4-MSbs are 1's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

All single word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP.

The double-word instructions execute in two instruction cycles.

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s. Two-word branch instructions (if true) would take 3 μ s.

Figure 20-1 shows the general formats that the instructions can have.

All examples use the format `nnh' to represent a hexadecimal number, where `h' signifies a hexadecimal digit.

The Instruction Set Summary, shown in Table 20-2, lists the instructions recognized by the Microchip Assembler (MPASMTM).

Section 20.1 provides a description of each instruction.

TABLE 20-1: OPCODE FIELD DESCRIPTIONS

Field	Description						
a	RAM access bit						
	a = 0: RAM location in Access RAM (BSR register is ignored)						
bbb	a = 1: RAM bank is specified by BSR register Bit address within an 8-bit file register (0 to 7)						
BSR	Bank Select Register. Used to select the current RAM bank.						
d	Destination select bit;						
4	d = 0: store result in WREG,						
	d = 1: store result in file register f.						
dest	Destination either the WREG register or the specified register file location						
f	8-bit Register file address (0x00 to 0xFF)						
fs	12-bit Register file address (0x000 to 0xFFF). This is the source address.						
fd	12-bit Register file address (0x000 to 0xFFF). This is the destination address.						
k	Literal field, constant data or label (may be either an 8-bit, 12-bit or a 20-bit value)						
label	Label name						
mm	The mode of the TBLPTR register for the Table Read and Table Write instructions. Only used with Table Read and Table Write instructions:						
*	No Change to register (such as TBLPTR with Table reads and writes)						
*+	Post-Increment register (such as TBLPTR with Table reads and writes)						
* -	Post-Decrement register (such as TBLPTR with Table reads and writes)						
+*	Pre-Increment register (such as TBLPTR with Table reads and writes)						
n	The relative address (2's complement number) for relative branch instructions, or the direct address for Call/Branch and Return instructions						
PRODH	Product of Multiply high byte						
PRODL	Product of Multiply low byte						
s	Fast Call/Return mode select bit.						
	s = 0: do not update into/from shadow registers						
	s = 1: certain registers loaded into/from shadow registers (Fast mode)						
u	Unused or Unchanged						
WREG	Working register (accumulator)						
x	Don't care (0 or 1) The assembler will generate code with $x = 0$. It is the recommended form of use for compatibility with all Microchip software tools.						
TBLPTR	21-bit Table Pointer (points to a Program Memory location)						
TABLAT	8-bit Table Latch						
TOS	Top-of-Stack						
PC	Program Counter						
PCL	Program Counter Low Byte						
PCH	Program Counter High Byte						
PCLATH	Program Counter High Byte Latch						
PCLATU	Program Counter Upper Byte Latch						
GIE	Global Interrupt Enable bit						
WDT	Watchdog Timer						
TO	Time-out bit						
PD	Power-down bit						
C, DC, Z, OV, N	ALU status bits Carry, Digit Carry, Zero, Overflow, Negative						
[]	Optional						
()	Contents						
\rightarrow	Assigned to						
< >	Register bit field						
e	In the set of						
italics	User defined term (font is courier)						

FIGURE 20-1:	GENERAL FORMAT FOR INSTRUCTIONS	
	Byte-oriented file register operations	Example Instruction
	15 10 9 8 7 0 OPCODE d a f (FILE #) d = 0 for result destination to be WREG register d = 1 for result destination to be file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address	ADDWF MYREG, W, B
	Byte to Byte move operations (2-word)	
	15 12 11 0 OPCODE f (Source FILE #) 15 12 11 0 1111 f (Destination FILE #) f = 12-bit file register address	MOVFF MYREG1, MYREG2
	Bit-oriented file register operations	
	15 12 11 9 8 7 0 OPCODE b (BIT #) a f (FILE #) b = 3-bit position of bit in file register (f) a = 0 to force Access Bank a = 1 for BSR to select bank	BSF MYREG, bit, B
	f = 8-bit file register address	
	Literal operations	
	15 8 7 0 OPCODE k (literal)	MOVLW 0x7F
	k = 8-bit immediate value	
	Control operations	
	CALL, GOTO and Branch operations	
	15 8 7 0 OPCODE n<7:0> (literal)	GOTO Label
	15 12 11 0	
	1111 n<19:8> (literal)	
	n = 20-bit immediate value	
		CALL MYFUNC
	OPCODE S n<7:0> (literal) 15 12 11 0	CALL WITTONG
	n<19:8> (literal)	
	S = Fast bit	
	15 11 10 0 OPCODE n<10:0> (literal)	BRA MYFUNC
	15 8 7 0 OPCODE n<7:0> (literal) 10	BC MYFUNC

TABLE 20-2: PIC18FXXX INSTRUCTION SET

Mnemonic, Operands		Description	Qualas	16-Bit Instruction Word			Status		
			Cycles	MSb			LSb	Affected	Notes
BYTE-ORI		ILE REGISTER OPERATIONS	·					•	
ADDWF	f, d, a	Add WREG and f	1	0010	01da0	ffff	ffff	C, DC, Z, OV, N	1, 2
ADDWFC	f, d, a	Add WREG and Carry bit to f	1	0010	0da	ffff	ffff	C, DC, Z, OV, N	1, 2
ANDWF	f, d, a	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	1,2
CLRF	f, a	Clear f	1	0110	101a	ffff	ffff	Z	2
COMF	f, d, a	Complement f	1	0001	11da	ffff	ffff	Z, N	1, 2
CPFSEQ	f, a	Compare f with WREG, skip =	1 (2 or 3)	0110	001a	ffff	ffff	None	4
CPFSGT	f, a	Compare f with WREG, skip >	1 (2 or 3)	0110	010a	ffff	ffff	None	4
CPFSLT	f, a	Compare f with WREG, skip <	1 (2 or 3)	0110	000a	ffff	ffff	None	1, 2
DECF	f, d, a	Decrement f	1	0000	01da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
DECFSZ	f, d, a	Decrement f, Skip if 0	1 (2 or 3)	0010	11da	ffff	ffff	None	1, 2, 3, 4
DCFSNZ	f, d, a	Decrement f, Skip if Not 0	1 (2 or 3)	0100	11da	ffff	ffff	None	1, 2
INCF	f, d, a	Increment f	1` ′	0010	10da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
INCFSZ	f, d, a	Increment f, Skip if 0	1 (2 or 3)	0011	11da	ffff	ffff	None	4
INFSNZ	f, d, a	Increment f, Skip if Not 0	1 (2 or 3)	0100	10da	ffff	ffff	None	1, 2
IORWF	f, d, a	Inclusive OR WREG with f	1	0001	00da	ffff	ffff	Z, N	1, 2
MOVF	f, d, a	Move f	1	0101	00da	ffff	ffff	Z, N	1
MOVFF	f _s , f _d	Move f _s (source) to 1st word	2	1100	ffff	ffff	ffff	None	•
ino tri	·s, ·a	f _d (destination) 2nd word	-	1111	ffff	ffff	ffff		
MOVWF	f, a	Move WREG to f	1	0110	111a	ffff	ffff	None	
MULWF	f, a	Multiply WREG with f	1	0000	001a	ffff	ffff	None	
NEGF	f, a	Negate f	1	0110	110a	ffff	ffff	C, DC, Z, OV, N	1, 2
RLCF	f, d, a	Rotate Left f through Carry	1	0011	110a 01da	ffff	ffff	C, Z, N	1, 2
RLNCF	f. d. a	Rotate Left f (No Carry)	1	0100	01da 01da	ffff	ffff	Z, N	1, 2
RRCF	f, d, a	Rotate Right f through Carry	1	0011	01da 00da	ffff	ffff	C, Z, N	1, 2
RRNCF	f, d, a	Rotate Right f (No Carry)	1	0100	00da 00da	ffff	ffff	Z, N	
SETF	f, a	Set f	1	0100	100a	ffff	ffff	None	
-	-	• • • •	1						1 0
SUBFWB	f, d, a	Subtract f from WREG with borrow	1	0101	01da	ffff	ffff	C, DC, Z, OV, N	1, 2
SUBWF	f, d, a	Subtract WREG from f	1	0101	11da	ffff	ffff	C, DC, Z, OV, N	
SUBWFB	f, d, a	Subtract WREG from f with borrow	1	0101	10da	ffff	ffff	C, DC, Z, OV, N	1, 2
SWAPF	f, d, a	Swap nibbles in f	1	0011	10da	ffff	ffff	None	4
TSTFSZ	f, a, a	Test f, skip if 0	1 (2 or 3)	0110	011a	ffff	ffff	None	1, 2
XORWF	f, d, a	Exclusive OR WREG with f	1	0001	10da	ffff	ffff	Z, N	., 2
BIT-ORIEN	NTED FIL	E REGISTER OPERATIONS							
BCF	f, b, a	Bit Clear f	1	1001	bbba	ffff	ffff	None	1, 2
BSF	f, b, a	Bit Set f	1	1001	bbba	ffff	ffff	None	1, 2
BTFSC	f, b, a	Bit Test f, Skip if Clear	1 (2 or 3)	1011	bbba bbba	ffff	ffff	None	3, 4
BTFSS	f, b, a	Bit Test f, Skip if Set	1 (2 or 3)	1011	bbba bbba	ffff	ffff	None	3, 4 3, 4
BTG		Bit Toggle f	1 (2 01 3)	0111	bbba bbba	ffff	ffff	None	3, 4 1, 2
-		PORT register is modified as a func	-					1	

Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are 2-word instructions. The second word of these instructions will be executed as a NOP, unless the first word of the instruction retrieves the information embedded in these 16-bits. This ensures that all program memory locations have a valid instruction.

5: If the Table Write starts the write cycle to internal memory, the write will continue until terminated.

Mnemo	Mnemonic, Description		Cycles	16-Bit Instruction Wo		/ord	Status	Notes	
Opera			Cycles	MSb			LSb	Affected	Notes
CONTROL	OPERA	TIONS							
BC	n	Branch if Carry	1 (2)	1110	0010	nnnn	nnnn	None	
BN	n	Branch if Negative	1 (2)	1110	0110	nnnn	nnnn	None	
BNC	n	Branch if Not Carry	1 (2)	1110	0011	nnnn	nnnn	None	
BNN	n	Branch if Not Negative	1 (2)	1110	0111	nnnn	nnnn	None	
BNOV	n	Branch if Not Overflow	1 (2)	1110	0101	nnnn	nnnn	None	
BNZ	n	Branch if Not Zero	2	1110	0001	nnnn	nnnn	None	
BOV	n	Branch if Overflow	1 (2)	1110	0100	nnnn	nnnn	None	
BRA	n	Branch Unconditionally	1 (2)	1101	0nnn	nnnn	nnnn	None	
BZ	n	Branch if Zero	1 (2)	1110	0000	nnnn	nnnn	None	
CALL	n, s	Call subroutine1st word	2	1110	110s	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
CLRWDT	_	Clear Watchdog Timer	1	0000	0000	0000	0100	TO, PD	
DAW	—	Decimal Adjust WREG	1	0000	0000	0000	0111	С	
GOTO	n	Go to address1st word	2	1110	1111	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
NOP	—	No Operation	1	0000	0000	0000	0000	None	
NOP	—	No Operation	1	1111	xxxx	xxxx	xxxx	None	4
POP	—	Pop top of return stack (TOS)	1	0000	0000	0000	0110	None	
PUSH	—	Push top of return stack (TOS)	1	0000	0000	0000	0101	None	
RCALL	n	Relative Call	2	1101	1nnn	nnnn	nnnn	None	
RESET		Software device RESET	1	0000	0000	1111	1111	All	
RETFIE	S	Return from interrupt enable	2	0000	0000	0001	000s	GIE/GIEH, PEIE/GIEL	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
RETURN	s	Return from Subroutine	2	0000	0000	0001	001s	None	
SLEEP	_	Go into Standby mode	1	0000	0000	0000	0011	TO, PD	

Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are 2-word instructions. The second word of these instructions will be executed as a NOP, unless the first word of the instruction retrieves the information embedded in these 16-bits. This ensures that all program memory locations have a valid instruction.

5: If the Table Write starts the write cycle to internal memory, the write will continue until terminated.

TABLE 20-2: PIC18FXXX INSTRUCTION SET (CONTINUED)

Mnem	onic,	Description	Cycles	16-Bit Instruction Word		Status	Notes		
Opera	Operands Description		Cycles	MSb			LSb	Affected	Notes
LITERAL (OPERAT	ONS							
ADDLW	k	Add literal and WREG	1	0000	1111	kkkk	kkkk	C, DC, Z, OV, N	
ANDLW	k	AND literal with WREG	1	0000	1011	kkkk	kkkk	Z, N	
IORLW	k	Inclusive OR literal with WREG	1	0000	1001	kkkk	kkkk	Z, N	
LFSR	f, k	Move literal (12-bit) 2nd word	2	1110	1110	00ff	kkkk	None	
		to FSRx 1st word		1111	0000	kkkk	kkkk		
MOVLB	k	Move literal to BSR<3:0>	1	0000	0001	0000	kkkk	None	
MOVLW	k	Move literal to WREG	1	0000	1110	kkkk	kkkk	None	
MULLW	k	Multiply literal with WREG	1	0000	1101	kkkk	kkkk	None	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
SUBLW	k	Subtract WREG from literal	1	0000	1000	kkkk	kkkk	C, DC, Z, OV, N	
XORLW	k	Exclusive OR literal with WREG	1	0000	1010	kkkk	kkkk	Z, N	
DATA MEN	IORY ↔	PROGRAM MEMORY OPERATION	S					•	
TBLRD*		Table Read	2	0000	0000	0000	1000	None	
TBLRD*+		Table Read with post-increment		0000	0000	0000	1001	None	
TBLRD*-		Table Read with post-decrement		0000	0000	0000	1010	None	
TBLRD+*		Table Read with pre-increment		0000	0000	0000	1011	None	
TBLWT*		Table Write	2 (5)	0000	0000	0000	1100	None	
TBLWT*+		Table Write with post-increment		0000	0000	0000	1101	None	
TBLWT*-		Table Write with post-decrement		0000	0000	0000	1110	None	
TBLWT+*		Table Write with pre-increment		0000	0000	0000	1111	None	

Note 1: When a PORT register is modified as a function of itself (e.g., MOVF PORTB, 1, 0), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

2: If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned.

3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

4: Some instructions are 2-word instructions. The second word of these instructions will be executed as a NOP, unless the first word of the instruction retrieves the information embedded in these 16-bits. This ensures that all program memory locations have a valid instruction.

5: If the Table Write starts the write cycle to internal memory, the write will continue until terminated.

20.1 Instruction Set

ADD	LW	ADD liter	al to W		
Synt	ax:	[label] A	ADDLW	k	
Ope	rands:	$0 \le k \le 25$	55		
Ope	ration:	(W) + k –	→ W		
Statu	us Affected:	N, OV, C,	DC, Z		
Enco	oding:	0000	1111	kkkl	k kkkk
Desc	cription:	The conte 8-bit litera placed in	al 'k' and		dded to the sult is
Word	ds:	1			
Cycl	es:	1			
QC	ycle Activity:				
	Q1	Q2	Q3	3	Q4
	Decode	Read literal 'k'	Proce Data		Write to W
<u>Exar</u>	nple:	ADDLW	0x15		
	Before Instru	iction			
	W =	0x10			
	After Instruct	ion			
	W =	0x25			

ADDWF	ADD W to	o f			
Syntax:	[label] A	DDWF	f [,c	d [,a]
Operands:	$0 \le f \le 250$ $d \in [0,1]$ $a \in [0,1]$	5			
Operation:	(W) + (f) -	\rightarrow dest			
Status Affected:	N, OV, C,	DC, Z			
Encoding:	0010	01da	fff	f	ffff
Description:	Add W to result is s result is s (default). Bank will BSR is us	tored in tored ba If 'a' is 0 be selec	W. If ck in , the <i>i</i>	'd' is regi Acc	s 1, the ster 'f' ess
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3	}		01
					Q4
Decode	Read register 'f'	Proce Data	SS		Q4 /rite to stination
			SS a		/rite to
Decode	register 'f'	Data	SS a		/rite to
Decode Example:	ADDWF ction = 0x17 = 0xC2	Data	SS a		/rite to

ADDWFC	ADDWFC ADD W and Carry bit to f					
Syntax:	[label] Al	DWFC	f [,d [,a	a]		
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	5				
Operation:	(W) + (f) +	$(C) \rightarrow de$	st			
Status Affected:	N,OV, C, [DC, Z				
Encoding:	0010	00da	ffff	ffff		
Description:	Add W, the Carry Flag and data memory location 'f'. If 'd' is 0, the result is placed in W. If 'd' is 1, th result is placed in data memory le tion 'f'. If 'a' is 0, the Access Band will be selected. If 'a' is 1, the BS will not be overridden.					
	tion 'f'. If 'a will be sele	a' is 0, the ected. If 'a	Access a' is 1, th	Bank		
Words:	tion 'f'. If 'a will be sele	a' is 0, the ected. If 'a	Access a' is 1, th	Bank		
Words: Cycles:	tion 'f'. If 'a will be sele will not be	a' is 0, the ected. If 'a	Access a' is 1, th	Bank		
	tion 'f'. If 'a will be sele will not be 1 1	a' is 0, the ected. If 'a	Access a' is 1, th	Bank		
Cycles:	tion 'f'. If 'a will be sele will not be 1 1	a' is 0, the ected. If 'a	Access a' is 1, th en.	Bank		
Cycles: Q Cycle Activity:	tion 'f'. If 'a will be seld will not be 1	a' is 0, the ected. If 'a overridde	Access a' is 1, th en.	Bank e BSR		
Cycles: Q Cycle Activity: Q1	tion 'f'. If 'a will be sele will not be 1 1 Q2 Read	i' is 0, the ected. If 'a overridde Q3 Process	Access a' is 1, then.	Bank ne BSR Q4 rite to		

ANDLW	AND liter	al with	w			
Syntax:	[label] A	[<i>label</i>] ANDLW k				
Operands:	$0 \le k \le 25$	5				
Operation:	(W) .AND	$k \to W$				
Status Affected:	N,Z					
Encoding:	0000	1011	kkł	ck	kkkk	
Description:	The conte the 8-bit li placed in ^v	teral 'k'.				
Words:	1					
Cycles:	1					
Q Cycle Activity	:					
Q1	Q2	Q	3		Q4	
Decode	Read literal 'k'	Proce Data		Wr	ite to W	
Example:	ANDLW	0x5F				
Before Instru	uction					

Defore motion							
W	=	0xA3					
After Instruc	ction						
W	=	0x03					

ANDWF	AND W with f		BC	Branch if	Carry	
Syntax:	[label] ANDWF f	,d [,a]	Syntax:	[<i>label</i>] B	C n	
Operands:	$0 \le f \le 255$		Operands:	-128 ≤ n ≤	127	
	d ∈ [0,1] a ∈ [0,1]		Operation:	if carry bit (PC) + 2	is '1' $2 + 2n \rightarrow PC$;
Operation:	(W) .AND. (f) \rightarrow dest		Status Affected:	None		
Status Affected:	N,Z		Encoding:	1110	0010 nn	inn nnnn
Encoding: Description:	000101daffThe contents of W are register 'f'. If 'd' is 0, th stored in W. If 'd' is 1, ' stored back in register 'a' is 0, the Access Ba selected. If 'a' is 1, the be overridden (default)	AND'ed with e result is the result is f' (default). If nk will be BSR will not	Description:	program w The 2's co added to t have incre instruction PC+2+2n.	y bit is '1', th vill branch. mplement n he PC. Since mented to f , the new ac	nen the number '2n' is ce the PC will etch the next ddress will be ction is then
Words:	1		Words:	1		
Cycles:	1		Cycles:	1(2)		
Q Cycle Activity: Q1	Q2 Q3	Q4	Q Cycle Activity: If Jump:			
Decode	Read Process	Write to	Q1	Q2	Q3	Q4
	register 'f' Data	destination	Decode	Read literal 'n'	Process Data	Write to PC
Example:	ANDWF REG, 0, 0		No operation	No operation	No operation	No operation
Before Instru	ction		If No Jump:	operation	operation	operation
W REG	= 0x17 = 0xC2		Q1	Q2	Q3	Q4
After Instruct			Decode	Read literal	Process	No
W	= 0x02			'n	Data	operation
REG	= 0xC2		Example:	HERE	BC 5	
			Before Instru PC After Instruc If Carry PC If Carry	= ad tion = 1;	dress (HERE dress (HERE	

BCF	Bit Clear	f			
Syntax:	[<i>label</i>] E	BCF f,	b[,a]		
Operands:	0 ≤ f ≤ 25 0 ≤ b ≤ 7 a ∈ [0,1]	5			
Operation:	$0 \rightarrow f < b >$				
Status Affected:	None				
Encoding:	1001	bbba	ffff	ffff	
Description:	Bit 'b' in r is 0, the A selected, If 'a' = 1, selected a (default).	Access E overridir then the	ank will b ng the BS bank will	be R value. be	
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q	3	Q4	
Decode	Read register 'f'	Proce Data		Write gister 'f'	
Example:	BCF	FLAG_RE	G, 7, (C	
Before Instruction FLAG_REG = 0xC7 After Instruction FLAG_REG = 0x47					

		Branch if Negative						
Syntax		[label] B	[<i>label</i>] BN n					
Opera	nds:	-128 ≤ n ≤	$\textbf{-128} \leq n \leq 127$					
Operat	tion:		if negative bit is '1' $(PC) + 2 + 2n \rightarrow PC$					
Status	Affected:	None						
Encodi	ing:	1110	0110 n	nnn	nnn			
		added to the have incre instruction PC+2+2n.	the PC. Sin mented to the new a this instru- e instructio	ce the F fetch the ddress uction is	PC v e ne will			
Words	:	1	1					
Cycles	:	1(2)						
Q Cyc If Jum	cle Activity	:						
	Q1	Q2	Q3	C	24			
	Decode	Read literal	Process	Write				
		'n	Data		to P			
	No	No	No		0			
	operation			N opera	0			
If No S	operation	No	No	opera	0			
	operation Jump:	No operation	No operation	opera	lo atior 24			

PC	=	address	(HERE)
After Instruction			
If Negative	=	1;	
РC	=	address	(Jump)
If Negative	=	0;	
PC	=	address	(HERE+2)

BNC	Branch if	Not Carry		BNN		Branch if	Not Negati	ve
Syntax:	[<i>label</i>] B	NC n		Synta	ax:	[<i>label</i>] B	NN n	
Operands:	-128 ≤ n ≤	127		Oper	ands:	-128 ≤ n ≤	127	
Operation:	if carry bit (PC) + 2 +			Oper	ation:	if negative (PC) + 2 +		
Status Affected:	None			Statu	s Affected:	None		
Encoding:	1110	0011 nn	nn nnnn	Enco	ding:	1110	0111 nn	.nn nnnn
Description:	program w The 2's co added to t have incre instruction PC+2+2n.	mplement n he PC. Sinc mented to for , the new ac	umber '2n' is the PC will etch the next dress will be ction is then	Desc	ription:	program w The 2's co added to t have incre instruction PC+2+2n.	mplement n he PC. Sind mented to f , the new ac	umber '2n' is the PC will etch the next ddress will be ction is then
Words:	1			Word	ls:	1		
Cycles:	1(2)			Cycle	es:	1(2)		
Q Cycle Activity If Jump:	/:			Q C If Ju	ycle Activity mp:	:		
Q1	Q2	Q3	Q4	_	Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	Write to PC		Decode	Read literal 'n'	Process Data	Write to PC
No	No	No	No		No	No	No	No
operation If No Jump:	operation	operation	operation	lf Nic	operation	operation	operation	operation
Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4
Decode	Read literal 'n'	Process Data	No operation		Decode	Read literal 'n'	Process Data	No operation
<u>Example</u> :	HERE	BNC Jump)	<u>Exan</u>	nple:	HERE	BNN Jum <u>r</u>)
Before Insti PC After Instrue If Carry PC	= ad ction = 0;	dress (HERE dress (Jump)			Before Instru PC After Instruc If Negati PC	= ad etion ve = 0;	dress (HERE dress (Jump	,

BNC	V	Branch if Not Overflow					
Synt	ax:	[<i>label</i>] B	[<i>label</i>] BNOV n				
Ope	rands:	-128 ≤ n ≤	$-128 \le n \le 127$				
Ope	ration:		if overflow bit is '0' (PC) + 2 + 2n \rightarrow PC				
Statu	us Affected:	None					
Encoding: 1110 0101			0101 nnr	nn nnnn			
Des	cription:	program w The 2's co added to tl have incre instruction PC+2+2n.	flow bit is '0' vill branch. mplement nu he PC. Since mented to fe , the new ad This instruction.	umber '2n' is e the PC will etch the next dress will be etion is then			
Wor	ds:	1					
Cycl	es:	1(2)					
	Cycle Activity: ump: Q1	Q2	Q3	Q4			
	Decode	Read literal	Process	Write to PC			
		'n	Data				
	No	No	No	No			
If N	operation o Jump:	operation	operation	operation			
11 1 1	Q1	Q2	Q3	Q4			
	Decode	Read literal	Process	No			
		'n	Data	operation			
<u>Exa</u>	<u>mple</u> :	HERE	BNOV Jump				
	Before Instru PC	= ade	dress (HERE))			
	After Instruct If Overflo PC If Overflo PC	w = 0; = ado w = 1;	dress (Jump) dress (HERE-				

BNZ	Branch if	Not Zero				
Syntax:	[<i>label</i>] B	NZ n				
Operands:	-128 ≤ n ≤	$-128 \le n \le 127$				
Operation:		if zero bit is '0' (PC) + 2 + 2n \rightarrow PC				
Status Affected:	None	None				
Encoding:	1110	0001 n	nnn nnnn			
	added to t have incre instruction PC+2+2n.	mplement he PC. Sir emented to i, the new a	number '2n' is nee the PC wi fetch the nex address will be uction is then n.			
Words:	1					
Cycles:	1(2)					
Q Cycle Activity	y:					
Q1	Q2	Q3	Q4			
Decode	Read literal 'n'	Process Data	Write to PC			
No	No	No	No			
operation	operation	operation	operation			
If No Jump:	02	\cap	$\cap 1$			
Q1	Q2	Q3	Q4			
•	Q2 Read literal 'n'	Q3 Process Data	Q4 No operation			

Delote matuction			
PC	=	address	(HERE)
After Instruction			
If Zero	=	0;	
PC	=	address	(Jump)
If Zero	=	1;	
PC	=	address	(HERE+2)

BRA	4	Uncondit	onal Brancl	h	BSF	-	Bit Set f		
Synt	tax:	[<i>label</i>] B	RA n		Syn	tax:	[<i>label</i>] B	SF f,b[,a]	
Ope	rands:	-1024 ≤ n	≤ 1023		Ope	erands:	$0 \le f \le 255$	5	
Ope	ration:	(PC) + 2 +	$2n \rightarrow PC$				0 ≤ b ≤ 7 a ∈ [0,1]		
Stat	us Affected:	None11010nnnnnnnnnnnAdd the 2's complement number'2n' to the PC. Since the PC willhave incremented to fetch the nextinstruction, the new address will bePC+2+2n. This instruction is atwo-cycle instruction.		Ope	Operation:		$1 \rightarrow f < b >$		
Enc	oding:				Status Affected: Encoding: Description:	None			
Des	cription:			Enc		1000bbbaffffffffBit 'b' in register 'f' is set. If 'a' is 0Access Bank will be selected, over riding the BSR value. If 'a' = 1, then the bank will be selected as per the		et. If 'a' is 0 lected, over- 'a' = 1, then	
Wor	ds:	1					BSR value		
Cyc	les:	2			Wor	ds:	1		
	Cycle Activity	:			Сус	les:	1		
_	Q1	Q2	Q3	Q4	QC	Cycle Activity	:		
	Decode	Read literal 'n'	Process Data	Write to PC		Q1 Decode	Q2 Read	Q3 Process	Q4 Write
	No operation	No operation	No operation	No operation			register 'f'	Data	register 'f'
					<u>Exa</u>	<u>mple</u> :	BSF F	LAG_REG, 7	, 1
	mple: Before Instru PC After Instruc PC	= ad tion	BRA Jump dress (HERE dress (Jump)		Before Instru FLAG_R After Instruc FLAG_R	EG = 0x0 tion		

BTF	SC	Bit Test Fi	le, Skip if Cle	ear		BTF	SS
Synt	ax:	[label] BT	FSC f,b[,a]			Syn	tax:
Ope	rands:	$0 \le f \le 255$ $0 \le b \le 7$ $a \in [0,1]$	$0 \le b \le 7$				erands:
Ope	ration:	skip if (f <b< td=""><td>>) = 0</td><td></td><td></td><td>Оре</td><td>eration:</td></b<>	>) = 0			Оре	eration:
Statu	us Affected:	None				Stat	us Affected:
Enco	oding:	1011	bbba ff	ff	ffff	Enc	oding:
Desc	cription:					cription:	
Word	ds:	1	()-			Wor	ds:
Cycl	es:		ycles if skip a a 2-word inst			Сус	les:
QC	ycle Activity:					Q	Cycle Activity
	Q1	Q2	Q3		Q4		Q1
	Decode	Read register 'f'	Process Data		No ration		Decode
lf sk	kip:					lf s	kip:
	Q1	Q2	Q3		Q4		Q1
	No operation	No operation	No operation	-	No ration		No
lf sk	ip and follow			opo	alleri	lfe	operation kip and follo
	Q1	Q2	Q3	(Q4	11 3	Q1
	No	No	No		No		No
	operation	operation	operation	•	ration		operation
	No operation	No operation	No operation		No ration		No operation
<u>Exar</u>	nple:	HERE B FALSE : TRUE :	FFSC FLAG	, 1,	0	<u>Exa</u>	mple:
	Before Instru PC		ress (HERE)				Before Instr PC
	After Instruct						After Instru
	′lf FLAG PC	- /	ress (TRUE)				If FLAG
	If FLAG< PC	1> = 1;	ress (FALSE)				If FLAG PC

BTF	SS	Bit Test File, Skip if Set							
Synt	ax:	[label] BTFSS f,b[,a]							
Opei	ands:	$\begin{array}{l} 0 \leq f \leq 255 \\ 0 \leq b \leq 7 \\ a \in [0,1] \end{array}$							
Ope	ration:	skip if (f <b< td=""><td colspan="7">skip if (f) = 1</td></b<>	skip if (f) = 1						
Statu	is Affected:	None							
Enco	oding:	1010	1010 bbba ffff ffff						
Desc	cription:	If bit 'b' in register 'f' is 1, then the next instruction is skipped. If bit 'b' is 1, then the next instruction fetched during the current instruc- tion execution, is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is 0, the Access Bank will be selected, over- riding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).							
Word	10.	1	(doladit).						
Cycl	es:	1(2) Note: 3 cycles if skip and followed by a 2-word instruction.							
QC	ycle Activity:								
	Q1	Q2	Q3		Q4				
	Decode	Read register 'f'	Process I		No eration				
lf sk	ip:	<u> </u>	1						
	Q1	Q2	Q3		Q4				
	No	No	No		No				
	operation	operation	operatio	on op	eration				
lf sk	ip and follow	ed by 2-word	d instruction	on:					
	Q1	Q2	Q3		Q4				
	No	No	No		No				
	operation No	operation No	operatio No	on op	eration No				
	operation	operation	operatio	on op	peration				
Example:		HERE B FALSE : TRUE :	TFSS F	LAG, 1	, 0				
	Before Instru PC	= ado	iress (HE	RE)					
	After Instructi If FLAG<´ PC If FLAG< PC	l> = 0; = ado l> = 1;	dress (FA) dress (TRU						

BTG	ì	Bit Toggle	e f				
Synt	ax:	[<i>label</i>] B	TG f,b[,a	l]			
Ope	rands:	$0 \le f \le 255$ $0 \le b \le 7$ $a \in [0,1]$					
Ope	ration:	$(\overline{f}\!<\!b\!\!>) \to f\!<\!b\!\!>$					
Statu	us Affected:	None					
Enco	oding:	0111	bbba	ffff	ffff		
Desc	escription: Bit 'b' in data memory location 'f' is inverted. If 'a' is 0, the Access Bank will be selected, overriding the BSF value. If 'a' = 1, then the bank will b selected as per the BSR value (default).						
Wor	ds:	1					
Cycl	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	Read register 'f'	Process Data	-	Vrite ister 'f'		
<u>Exar</u>	<u>nple</u> :	BTG I	PORTC,	4, 0			
	Before Instru PORTC	iction: = 0111 0	0101 [0x7	5]			
	After Instruct PORTC	tion: = 0110 0	0101 [0x6	5]			

Synt	ax.	[label] B	OV n				
	rands:		-128 ≤ n ≤ 127				
	ration:	if overflow	if overflow bit is '1' (PC) + 2 + 2n \rightarrow PC				
Statu	us Affected:	None					
Enco	oding:	1110	1110 0100 nnnn nnnn				
Des	cription:	program w The 2's co added to t have incre instruction PC+2+2n.	If the Overflow bit is '1', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is then a two-cycle instruction.				
Wor	ds:	1					
Cycl	es:	1(2)	1(2)				
		• (=)					
QC	Sycle Activity: ump: Q1	. ,	Q3	}	Q4		
QC	cycle Activity: ump:		Q3 Proce Data	ss V			
QC	cycle Activity: ump: Q1	Q2 Read literal	Proce	ass V			
Q C If Ju	tycle Activity: ump: Q1 Decode No	Q2 Read literal 'n' No	Proce Data No	ass V	Vrite to PC		
Q C If Ju	cycle Activity: ump: Q1 Decode No operation	Q2 Read literal 'n' No	Proce Data No	ion v	Vrite to PC		
Q C If Ju	Eycle Activity: ump: Q1 Decode No operation o Jump:	Q2 Read literal 'n' No operation	Proce Data No operat	ss V a ion v ss	Vrite to PC No operation		
Q C If Ju	Eycle Activity: ump: Q1 Decode No operation o Jump: Q1	Q2 Read literal 'n' No operation Q2 Read literal	Proce Data No operat Q3 Proce Data	ss V a ion v ss	Vrite to PC No operation Q4 No		

BZ	Branch if Zero					
Syntax:	[label] B	[<i>label</i>] BZ n				
Operands:	-128 ≤ n ≤	127				
Operation:	if Zero bit					
	(PC) + 2 +	$\cdot 2n \rightarrow PC$				
Status Affected:	None					
Encoding:	1110	1110 0000 nnnn nnnn				
Description:	gram will the 2's co added to the the termination of terminati	If the Zero bit is '1', then the pro- gram will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is then a two-cycle instruction.				
Words:	1					
Cycles:	1(2)					
Q Cycle Activity: If Jump:						
Q1	Q2	Q3	Q4			
Decode	Read literal 'n'	Process Data	Write to PC			
No	No	No	No			
operation	No operation	No operation	No operation			
operation If No Jump:	operation	operation	operation			
operation If No Jump: Q1	operation Q2	operation Q3	operation Q4			
operation If No Jump:	operation	operation	operation			
operation If No Jump: Q1 Decode Example:	Q2 Read literal 'n'	Q3 Process	Q4 No operation			
operation If No Jump: Q1 Decode	Q2 Read literal 'n' HERE	operation Q3 Process Data	Q4 No operation			

CALL	Subrouti	ne Call		
Syntax:	[label]	CALL k	: [,s]	
Operands:	$0 \le k \le 10$ s $\in [0,1]$)48575		
Operation:	$\begin{array}{c} (PC) + 4 \\ k \rightarrow PC < 2 \\ \text{if } s = 1 \\ (W) \rightarrow W3 \\ (STATUS) \\ (BSR) \rightarrow \end{array}$	20:1>, S,) → STA	TUSS,	
Status Affected:	None			
Encoding: 1st word (k<7:0>) 2nd word(k<19:8)		110s k ₁₉ kkk	k ₇ kkk kkkk	kkkk ₀ kkkk ₈
	address (return sta STATUS a also push shadow re and BSRS occurs (de value 'k' is CALL is a	ck. If 's' and BSF ed into t egisters, S. If 's' = efault). 7 s loadec	= 1, the R registe heir res WS, S = 0, no Then, the I into PC	e W, ers are spective TATUSS update ne 20-bit C<20:1>.
Words:	2	two oye		
Cycles:	2			
Q Cycle Activity:				
Q1	Q2	Q	3	Q4
Decode	Read literal 'k'<7:0>,	Push P stac	k'	ead literal k'<19:8>, Vrite to PC
No	No operation	No operat		No operation
operation				
operation	HERE	CALL	THERE	•
<u> </u>	uction = address	s (HERE)	•

CLRF	Clear f	CLRWDT	Clear Watchdog Timer
Syntax:	[label]CLRF f[,a]	Syntax:	[label] CLRWDT
Operands:	$0 \le f \le 255$	Operands:	None
	a ∈ [0,1]	Operation:	$000h \rightarrow WDT$,
Operation:	$\begin{array}{l} 000h \rightarrow f \\ 1 \rightarrow Z \end{array}$		$000h \rightarrow WDT$ postscaler, 1 $\rightarrow TO$,
Status Affected:	Z		$1 \rightarrow \overline{PD}$
Encoding:		Status Affected:	TO, PD
Description:	Clears the contents of the specified	Encoding:	0000 0000 0000 0100
	register. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value	Description:	CLRWDT instruction resets the Watchdog Timer. It also resets the postscaler of the WDT. Status bits TO and PD are set.
	(default).	Words:	1
Words:	1	Cycles:	1
Cycles:	1	Q Cycle Activity	:
Q Cycle Activity		Q1	Q2 Q3 Q4
Q1 Decode	Q2 Q3 Q4 Read Process Write register 'f' Data register 'f'	Decode	NoProcessNooperationDataoperation
		Example:	CLRWDT
Example: Before Instru	CLRF FLAG_REG, 1	Before Instru WDT Co	
FLAG_R		After Instruc	
After Instruc FLAG_R	tion	WDT Co WDT Po TO PD	unter = 0x00

COMF	Complem	ent f				
Syntax:	[label] C	COMF	f [,d	[,a]		
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	5				
Operation:	$(\overline{f}) \rightarrow de$	est				
Status Affected:	N, Z					
Encoding:	0001	11da	fff	f ff	ff	
Description:	plemented stored in V stored bac 'a' is 0, the selected, c If 'a' = 1, th	The contents of register 'f' are com- plemented. If 'd' is 0, the result is stored in W. If 'd' is 1, the result is stored back in register 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default)				
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	3	Q4		
Decode	Read register 'f'	Proce Data		Write t destinat	-	
Example:	COMF	REG,	0, 0			
Before Instru REG After Instructi REG W	= 0x13					

CPFS	SEQ	Compare	f with W, sk	ip if f = W		
Synta	ax:	[label] C	PFSEQ f[,a]		
Opera	ands:	0 ≤ f ≤ 255 a ∈ [0,1]	0 ≤ f ≤ 255 a ∈ [0,1]			
Opera	ation:	(f) — (W), skip if (f) = (unsigned	: (W) comparison)			
Status	s Affected:	None	oompanoon			
Enco	ding:	0110	001a fff	f ffff		
Desci	ription:	Compares the contents of data memory location 'f' to the content of W by performing an unsigned subtraction. If 'f' = W, then the fetched instruc- tion is discarded and a NOP is ex cuted instead, making this a two- cycle instruction. If 'a' is 0, the Access Bank will be selected, ov riding the BSR value. If 'a' = 1, the the bank will be selected as per the BSR value (default).				
Word	s.	1				
Cycle	es:		cycles if skip a 2-word ins			
Q Cy	cle Activity: Q1	Q2	Q3	Q4		
Q Cy	-	Q2 Read register 'f'	Q3 Process Data	_		
Q Cy	Q1 Decode	Read	Process	Q4 No		
	Q1 Decode	Read	Process	Q4 No		
	Q1 Decode p: Q1 No	Read register 'f' Q2 No	Process Data Q3 No	Q4 No operation Q4 No		
lf ski	Q1 Decode p: Q1 No operation	Read register 'f' Q2 No operation	Process Data Q3 No operation	Q4 No operation Q4		
lf ski	Q1 Decode p: Q1 No operation	Read register 'f' Q2 No operation	Process Data Q3 No	Q4 No operation Q4 No		
lf ski	Q1 Decode p: Q1 No operation p and follow	Read register 'f' Q2 No operation red by 2-word	Process Data Q3 No operation d instruction:	Q4 No operation Q4 No operation		
lf ski	Q1 Decode p: Q1 No operation p and follow Q1 No operation	Read register 'f' Q2 No operation red by 2-word Q2 No operation	Process Data Q3 No operation d instruction: Q3 No operation	Q4 No operation Q4 No operation Q4 No operation		
lf ski	Q1 Decode p: Q1 No operation p and follow Q1 No	Read register 'f' Q2 No operation red by 2-word Q2 No	Process Data Q3 No operation d instruction: Q3 No	Q4 No operation Q4 No operation Q4 No		
If ski	Q1 Decode p: Q1 No operation p and follow Q1 No operation No operation	Read register 'f' Q2 No operation ved by 2-word Q2 No operation No	Process Data Q3 No operation d instruction: Q3 No operation No	Q4 No operation Q4 No operation No operation		
If ski	Q1 Decode p: Q1 No operation p and follow Q1 No operation No operation	Read register 'f' Q2 No operation ved by 2-word Q2 No operation No operation HERE NEQUAL EQUAL	Process Data Q3 No operation d instruction: Q3 No operation No operation CPFSEQ REG :	Q4 No operation Q4 No operation No operation		
If ski	Q1 Decode p: Q1 No operation p and follow Q1 No operation No operation	Read register 'f' Q2 No operation Q2 No operation No operation HERE NEQUAL EQUAL EQUAL iction ESS = HE	Process Data Q3 No operation d instruction: Q3 No operation No operation CPFSEQ REG : :	Q4 No operation Q4 No operation No operation		
If ski	Q1 Decode p: Q1 No operation p and follow Q1 No operation No operation	Read register 'f' Q2 No operation ved by 2-word Q2 No operation No operation HERE NEQUAL EQUAL	Process Data Q3 No operation d instruction: Q3 No operation No operation CPFSEQ REG : :	Q4 No operation Q4 No operation No operation		
If ski	Q1 Decode p: Q1 No operation p and follow Q1 No operation No operation	Read register 'f' Q2 No operation ved by 2-word Q2 No operation No operation HERE NEQUAL EQUAL EQUAL SSS = HE = ? = ?	Process Data Q3 No operation d instruction: Q3 No operation No operation CPFSEQ REG : :	Q4 No operation Q4 No operation No operation		
If ski	Q1 Decode p: Q1 No operation p and follow Q1 No operation No operation nple: Before Instru PC Addre W REG	Read register 'f' Q2 No operation ved by 2-word Q2 No operation No operation HERE NEQUAL EQUAL EQUAL SSS = HE = ? = ?	Process Data Q3 No operation d instruction: Q3 No operation No operation CPFSEQ REG : :	Q4 No operation Q4 No operation No operation		
If ski	Q1 Decode p: Q1 No operation p and follow Q1 No operation No operation No operation	Read register 'f' Q2 No operation red by 2-word Q2 No operation No operation No operation HERE NEQUAL EQUAL EQUAL EQUAL SSS = HE = ? ; ion = W;	Process Data Q3 No operation d instruction: Q3 No operation No operation CPFSEQ REG : : :	Q4 No operation Q4 No operation No operation		

CPF	SGT	Compare	f with W	, skip if	f > W	
Synt	ax:	[label] (CPFSGT	f [,a]		
Ope	rands:	0 ≤ f ≤ 255 a ∈ [0,1]	5			
Ope	ration:	(f) – (W), skip if (f) >	> (W)			
		(unsigned	. ,	son)		
Statu	us Affected:	None		,		
Enco	oding:	0110	010a	ffff	ffff	
Description:Compares the contents of data memory location 'f' to the contents of the W by performing an unsigned subtraction. If the contents of 'f' are greater that the contents of WREG, then the fetched instruction is discarded and 					ontents ater than on the ded and making . If 'a' is R value. be	
Cycl	00.	1(2)				
-	cycle Activity:	Note: 3 oby	cycles if s a 2-word	•		
QU	Q1	Q2	Q3		Q4	
	Decode	Read	Proces	e	No	
	Debbuc	register 'f'	Data	-	eration	
lf sk	kip:					
	Q1	Q2	Q3		Q4	
	No	No	No		No	
	operation	operation	operatio		eration	
lf sk	kip and follow	ed by 2-wor		ion:		
1	Q1	Q2	Q3		Q4	
	No	No	No		No	
	operation No	operation No	operatio No	л ор	eration No	
	operation	operation	operatio	on op	eration	
Example:		HERE NGREATER GREATER	NGREATER :			
	Before Instru	iction				
	PC		Idress (H	ERE)		
	W	= ?				
	After Instruct	ion				
	If REG	> W	·			
	PC			REATER)		
	If REG PC	≤ W = Ac		GREATEF	2)	
	-					

CPF	SLT	Compare	f with W, sk	ip if f < W			
Synt	tax:	[label] (CPFSLT f[,	a]			
Ope	rands:	0 ≤ f ≤ 255 a ∈ [0,1]	5				
Ope	ration:	(f) - (W),					
-		skip if (f) <					
<u> </u>	A 77		(unsigned comparison)				
	us Affected:	None					
	oding:	0110	000a ffi				
Des	cription:	Compares the contents of data memory location 'f' to the contents of W by performing an unsigned subtraction. If the contents of 'f' are less than the contents of W, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is 0, the Access Bank will be selected. If 'a' is 1, the BSR will not be overridden (default).					
Wor	ds:	1					
Cyc	les:	1(2)					
				and followed			
0.0	Cycle Activity:	-	a 2-word ins	struction.			
QC	Q1	Q2	Q3	Q4			
	Decode	Read	Process	No			
		register 'f'	Data	operation			
lf sl	kip: Q1	Q2	Q3	Q4			
	No	No	No	No			
	operation	operation	operation	operation			
lf sl	kip and follow	ed by 2-wor					
	Q1	Q2	Q3	Q4			
	No operation	No operation	No operation	No operation			
	No	No	No	No			
	operation	operation	operation	operation			
<u>Exa</u>	<u>mple</u> :	NLESS	CPFSLT REG, : :	1			
	Before Instru						
	PC W	= Ac = ?	Idress (HERE)			
	After Instruct	ion					
	If REG	< W	·				
	PC If REG	= Ac ≥ W	ldress (LESS)			
	PC		dress (NLES	S)			

DAW	Decimal A	Adjust W Re	gister	DE	CF	Decreme	nt f	
Syntax:	[label]	DAW		Syn	tax:	[label]	DECF f[,d	,a]
Operands:	None			Operands: $0 \le f \le 255$		5		
Operation:	lf [W<3:0>	>9] or [DC =	= 1] then			d ∈ [0,1]		
	· ,	+ 6 \rightarrow W<3:0)>;	0		a ∈ [0,1]	-l 4	
	else (W<3.0>)	\rightarrow W<3:0>;		•	eration:	$(f) - 1 \rightarrow 0$		
	(11 (0.02)	/ VI <0.02,			us Affected:	C, DC, N,		
		>9] or [C =			oding:	0000		ff ffff
	(VV<7:4>) else	$+ 6 \rightarrow W < 7:$	4>;	Des	cription:		nt register 'f'. tored in W. If	If 'd' is 0, the
		\rightarrow W<7:4>;					tored back ir	
Status Affected:	С					(default).	lf 'a' is 0, the	Access
Encoding:	0000	0000 000	0 0111				be selected,	•
Description:	DAW adiu	sts the eight-	bit value in				value. If 'a' = be selected a	
	W, resultir	ng from the e	arlier addi-				e (default).	
		variables (e		Woi	ds:	1		
		CD format) a backed BCD		Cyc	les:	1		
Words:	1			Q	Cycle Activity	:		
Cycles:	1				Q1	Q2	Q3	Q4
Q Cycle Activity					Decode	Read	Process	Write to
Q1	Q2	Q3	Q4			register 'f'	Data	destination
Decode	Read	Process	Write	Exa	mple:	DECF	CNT, 1, 0	1
	register W	Data	W		Before Instru	uction		
Example1:	DAW				CNT	= 0x01		
Before Instr					Z After Instruc	= 0		
W C	= 0xA5 = 0				CNT	= 0x00		
DC	= 0				Z	= 1		
After Instruc								
W C	= 0x05 = 1							
DC <u>Example 2</u> :	= 0							
Before Instr	uction							
W C DC	= 0xCE = 0 = 0							
After Instruc	-							
W C	= 0x34 = 1							
DC	= 0							

DECFSZ Decrement f, skip if 0						
Synt	ax:	[label] [DECFSZ f[,d [,a]]		
$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Operation: $(f) - 1 \rightarrow dest$, skip if result = 0						
Statu	us Affected:	None	None			
Enco	oding:	0010	11da ff:	ff ffff		
Description: The contents of register 'f' are dec- remented. If 'd' is 0, the result is placed in W. If 'd' is 1, the result is placed back in register 'f' (default). If the result is 0, the next instruc- tion, which is already fetched, is discarded, and a NOP is executed instead, making it a two-cycle instruction. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).				e result is the result is r 'f' (default). ext instruc- ietched, is is executed to-cycle ne Access overriding 1, then the		
Wor	ds:	1				
Cycl	es: Sycle Activity	by	ycles if skip a 2-word ins	and followed truction.		
QC		Q2	Q3	Q4		
	Decode	Read	Process	Write to		
		register 'f'	Data	destination		
lf sł	kip:					
	Q1	Q2	Q3	Q4		
	No	No	No	No		
	operation	operation	operation	operation		
It sł	· .	ed by 2-wor				
	Q1	Q2	Q3	Q4		
	No operation	No operation	No operation	No operation		
	No	No	No	No		
	operation	operation	operation	operation		
<u>Exa</u>	<u>mple</u> :	HERE	DECFSZ GOTO	CNT, 1, 1 LOOP		
Before Instruction						
	PC After Instruc CNT	= CNT - 1				
	If CNT PC	= 0; = Address		2)		
	If CNT PC	≠ 0; = Address	(HERE+2)			

DCFSNZ	DCFSNZ Decrement f, skip if not 0				
Syntax:	[label] [DCFSNZ f[,d [,a]		
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$				
Operation:	(f) – 1 \rightarrow c skip if resu				
Status Affected:	None				
Encoding:	0100	11da fff	f ffff		
Description:	The contents of register 'f' are dec- remented. If 'd' is 0, the result is placed in W. If 'd' is 1, the result is placed back in register 'f' (default). If the result is not 0, the next instruction, which is already fetched, is discarded, and a NOP is executed instead, making it a two- cycle instruction. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).				
Words:	1	(
Cycles:		ycles if skip a a 2-word ins			
Q Cycle Activity:	-	03	04		
Q1 Decode	Q2 Read	Q3 Process	Q4 Write to		
	register 'f'	Data	destination		
lf skip:					
Q1	Q2	Q3	Q4		
No operation	No operation	No operation	No operation		
If skip and follow					
Q1	Q2	Q3	Q4		
No	No	No	No		
operation	operation	operation	operation		
No operation	No operation	No operation	No operation		
<u>Example</u> :	ZERO	DCFSNZ TEM : :	IP, 1, 0		
Before Instru TEMP	iction =	?			
After Instruct TEMP If TEMP PC If TEMP PC	ion = = = ≠	TEMP - 1, 0; Address (2 0; Address (1			

GOT	ю	Unconditional Branch					
Synt	ax:	[label]	GOTO	k			
Ope	rands:	$0 \le k \le 10$)48575				
Ope	ration:	$k \rightarrow PC < 2$	20:1>				
Statu	us Affected:	None	None				
1st v	oding: vord (k<7:0>) word(k<19:8>) 1110) 1111	1111 k ₁₉ kkk	k ₇ kl kkk		kkkk ₀ kkkk ₈	
Description: GOTO allows an unconditional branch anywhere within entire 2 Mbyte memory range. The 20-bit value 'k' is loaded into PC<20:1>. GOTO is always a two-cycle instruction.					tire ne 20-bit :20:1>.		
Wor	ds:	2					
Cycl	es:	2					
QC	ycle Activity:						
	Q1	Q2	Q	3		Q4	
	Decode	Read literal 'k'<7:0>,	No operat			ad literal <19:8>,	

Decode	Read literal 'k'<7:0>,	No operation	Read literal 'k'<19:8>, Write to PC
No	No	No	No
operation	operation	operation	operation

Example: GOTO THERE

After Instruction

PC = Address (THERE)

INCF	Incremen	t f		
Syntax:	[label]	NCF f	[,d [,a]	
Operands:	0 ≤ f ≤ 255 d ∈ [0,1] a ∈ [0,1]	5		
Operation:	(f) + 1 \rightarrow c	dest		
Status Affected:	C, DC, N,	OV, Z		
Encoding:	0010	10da	ffff	ffff
	increment placed in N placed bad If 'a' is 0, t selected, c If 'a' = 1, tl selected a (default).	W. If 'd' is ck in regine he Acces overriding hen the b	s 1, the ister 'f' (ss Bank g the BS pank wil	result is default). will be R value. I be
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Proces Data		Vrite to stination
Example:	INCF	CNT, 1	, 0	

	FSZ	Incremen	t f, skip if	0		
Synt	ax:	[label]	INCFSZ	f [,d [,a]		
Ope	rands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	5			
Ope	ration:	(f) + 1 \rightarrow c skip if resu				
Statu	us Affected:	None				
Enco	oding:	0011	11da f	fff ffff		
Desc	cription:	increment placed bar If the resu tion, which discarded instead, m instruction Bank will b the BSR v bank will b	The contents of register 'f' are incremented. If 'd' is 0, the result is placed in W. If 'd' is 1, the result is placed back in register 'f'. (default) If the result is 0, the next instruc- tion, which is already fetched, is discarded, and a NOP is executed instead, making it a two-cycle instruction. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).			
Wor	ds:	1				
Cycl	es: Sycle Activity:	bya	ycles if skij a 2-word ir	o and followed Istruction.		
QU	Q1	Q2	Q3	Q4		
	Decode	Read register 'f'	Process Data	Write to destination		
lf sk	kip:	register i	Dulu	destination		
11 01	αp. Q1	Q2	Q3	Q4		
	No	No	No	No		
	operation	operation	operation	operation		
lf sk	cip and follow	ved by 2-wor		on:		
	Q1	Q2	Q3	Q4		
	No operation	No operation	No operation	No operation		
	No	No	No	No		
	operation	operation	operation	operation		
Example:		NZERO	INCFSZ :	CNT, 1, 0		
	Before Instru PC	uction = Address	5 (HERE)			

INFSNZ	Incremen	t f, skip if	not 0			
Syntax:	[label]	INFSNZ	f [,d [,a	a]		
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$					
Operation:	.,	(f) + 1 \rightarrow dest, skip if result \neq 0				
Status Affected:	None					
Encoding:	0100	10da	ffff	ffff		
Description: The contents of register 'f' are incremented. If 'd' is 0, the result is placed in W. If 'd' is 1, the result is placed back in register 'f' (default) If the result is not 0, the next instruction, which is already fetched, is discarded, and a NOP is executed instead, making it a two- cycle instruction. If 'a' is 0, the Access Bank will be selected, ove riding the BSR value. If 'a' = 1, the the bank will be selected as per the BSR value (default).						
Words:	1	. ,				
Cycles: 1(2) Note: 3 cycles if skip and followed by a 2-word instruction.						
Q Cycle Activity:						
Q1	Q2	Q3		Q4		
Decode	Read register 'f'	Process Data		Vrite to stination		
If skip:	register r	Data	400	Stinution		
Q1	Q2	Q3		Q4		
No	No	No		No		
operation	operation	operation	n op	peration		
If skip and follow	-		on:			
Q1	Q2	Q3		Q4		
No operation	No operation	No operatior		No eration		
No	No	No		No		
operation	operation	operation	n op	peration		
Example:	HERE ZERO NZERO	INFSNZ F	REG, 1	, 0		
Before Instru PC		s (HERE)				
After Instruct REG If REG PC If REG PC	ion = REG + ≠ 0; = Address = 0; = Address	s (NZERO)				

IORLW		Inclusive	Inclusive OR literal with W					
Synt	tax:	[label]	IORLW	k				
Operands:		$0 \le k \le 25$	$0 \le k \le 255$					
Ope	ration:	(W) .OR.	(W) .OR. $k \rightarrow W$					
State	us Affected:	N, Z						
Enco	oding:	0000	1001	kkkk	kkkk			
Description:		The conte the eight-l placed in	bit literal					
Words:		1						
Cycles:		1						
QC	Cycle Activity:							
	Q1	Q2	Q3		Q4			
	Decode	Read literal 'k'	Proce Data		Vrite to W			
Example: IORLW 0x35								
	Before Instru	ction						
W		= 0x9A						
	After Instruct	ion						
	W	= 0xBF						

IORWF	Inclusive OR W with f				
Syntax:	[label]	IORWF	f [,	d [,a]	
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	5			
Operation:	(W) .OR. ($(f) \rightarrow de$	st		
Status Affected:	N, Z				
Encoding:	0001	00da	fff	f ffff	
Worde	is 1, the re register 'f' Access Ba riding the	esult is p (default ank will l BSR val vill be se	lacec). If 'a be sel ue. If electe		
Words:	•				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3		Q4	
Decode	Read register 'f'	Proce Data		Write to destination	
Example: IORWF RESULT, 0, 1					
Before Instruction RESULT = 0x13					

	0	
RESULT	=	0x13
W	=	0x91

After Instruction

RESULT =	• 0x13
W =	• 0x93

LFS	R	Load FSF	R		MOVF	Move f			
Synt	ax:	[label]	LFSR f,k		Syntax:	[label]	MOVF f[,d [,a]	
Ope	rands:	$\begin{array}{l} 0 \leq f \leq 2 \\ 0 \leq k \leq 40 \end{array}$	95		Operands:	$0 \le f \le 255$ $d \in [0,1]$	5		
Ope	ration:	$k \rightarrow FSRf$			A 1	a ∈ [0,1]			
Statu	us Affected:	None			Operation:	$f \rightarrow dest$			
Enco	oding:	1110 1111		ff k ₁₁ kkk kk kkkk	Status Affected: Encoding:	N, Z	00da f	fff	ffff
Description:		The 12-bit literal 'k' is loaded into the file select register pointed to by 'f'.			Description:	moved to upon the s	The contents of register 'f' are moved to a destination depend upon the status of 'd'. If 'd' is 0		
Wor	ds:	2					laced in W.		
Cycl	es:	2					laced back	•	
QC	ycle Activity	1					he 256 byte		
	Q1	Q2	Q3	Q4		•	ess Bank v		
	Decode	Read literal 'k' MSB	Process Data	Write literal 'k' MSB to FSRfH		lf 'a' = 1, t	overriding the ban hen the ban as per the B	nk will be	е
	Decode	Read literal	Process	Write literal	Words:	1			
		'k' LSB	Data	'k' to FSRfL	Cycles:	1			
Exar	mple:	LFSR 2,	0x3AB		Q Cycle Activity	:			
	After Instruc				Q1	Q2	Q3	G	24
	FSR2H FSR2L	= 0x	03 AB		Decode	Read register 'f'	Process Data	Writ	e W
					Example:	MOVF R	EG, 0, 0		
					Before Instru REG W	= 0x	22 FF		
					After Instruc	tion			

REG

W

0x22

0x22

=

=

MOVFF	Move f to	f			
Syntax:	[label]	MOVFF	f _s ,f _d		
Operands:	$\begin{array}{l} 0 \leq f_{s} \leq 40 \\ 0 \leq f_{d} \leq 40 \end{array}$				
Operation:	$(f_s) \to f_d$				
Status Affected:	None				
Encoding: 1st word (source) 2nd word (destin.)	1100 1111	ffff ffff	ffff ffff	5	
Description:	Description: The contents of source register 'f _s ' are moved to destination register 'f _d '. Location of source 'f _s ' can be anywhere in the 4096 byte data space (000h to FFFh), and location of destination 'f _d ' can also be any- where from 000h to FFFh. Either source or destination can be W (a useful special situation). MOVFF is particularly useful for transferring a data memory location to a peripheral register (such as the transmit buffer or an I/O port). The MOVFF instruction cannot use the PCL, TOSU, TOSH or TOSL as the destination register.				
Note: The MOVFF instruction should not be used to mo ify interrupt settings while any interrupt is enabled. See Section 8.0 for more information.					
Words:	2				
Cycles:	2 (3)				
Q Cycle Activity:					
Q1	Q2	Q3		Q4	
Decode	Read register 'f' (src)	Proce Data		No operation	
Decode	No operation No dummy read	No operat	ion	Write register 'f' (dest)	
Example:	MOVFF	REG1, R	EG2		
Before Instruction $\begin{array}{rcl} \text{REG1} &= & 0x33 \\ \text{REG2} &= & 0x11 \end{array}$					

Synt	ax:	[label]	MOVLB	k				
Ope	rands:	$0 \le k \le 25$	$0 \le k \le 255$					
Ope	ration:	$k\toBSR$						
Status Affected:		None						
Encoding:		0000	0001	kkk	k	kkkk		
Des	cription:		The 8-bit literal 'k' is loaded into the Bank Select Register (BSR).					
Wor	ds:	1						
Cycl	es:	1						
QC	cycle Activity	:						
	Q1	Q2	Q3			Q4		
	Decode	Read literal 'k'	Proces Data		litera	/rite al 'k' to SR		

Example: MOVLB 5

Before Instruction	
BSR register =	0x02
After Instruction	
BSR register =	0x05

After Instruction REG1 REG2

= = 0x33, 0x33

MO\	/LW	Move lite	ral to W		MOVWF	Move W to f	
Synt	ax:	[label]	MOVLW k		Syntax:	[<i>label</i>] MOVWF f[,a]	
Ope	rands:	$0 \le k \le 25$	55		Operands:	$0 \le f \le 255$	
Ope	ration:	$k\toW$				a ∈ [0,1]	
Statu	us Affected:	None			Operation:	$(W) \rightarrow f$	
Enco	oding:	0000	1110 kk	kk kkkk	Status Affected:	None	
	cription:	The eight	-bit literal 'k' i	is loaded	Encoding:	0110 111a ffff ffff	
		into W.			Description:	Move data from W to register 'f'.	
Wor	ds:	1				Location 'f' can be anywhere in th	
Cycl	es:	1				256 byte bank. If 'a' is 0, the Access Bank will be selected, ove	
QC	ycle Activity:					riding the BSR value. If 'a' = 1, then	
	Q1	Q2	Q3	Q4		the bank will be selected as per the	
	Decode	Read	Process	Write to W		BSR value (default).	
		literal 'k'	Data		Words:	1	
_					Cycles:	1	
Exar	<u>nple</u> :	MOVLW	0x5A		Q Cycle Activity	<i>I</i> :	
	After Instruct	ion			Q1	Q2 Q3 Q4	
	W	= 0x5A			Decode	ReadProcessWriteregister 'f'Dataregister 'f'	

Example: MOVWF REG, 0

Before Instruction

W	=	0x4F

REG 0xFF =

After Instruction

W	=	0x4F
REG	=	0x4F

MULLW	Multiply L	_iteral with \	N	MULWF	Multiply	W with f		
Syntax:	[label]	MULLW k		Syntax:	[label]	MULWF f	[,a]	
Operands:	$0 \le k \le 25$	5		Operands:		$0 \leq f \leq 255$		
Operation:	(W) x k \rightarrow	PRODH:PR	ODL			a ∈ [0,1]		
Status Affected:	None			Operation:	(W) x (f) -	\rightarrow PRODH:PI	RODL	
Encoding:	0000	1101 kk	kk kkkk	Status Affe	cted: None			
Description:	An unsign	ed multiplica	tion is car-	Encoding:	0000	001a fff	f ffff	
	ried out between the contents of W and the 8-bit literal 'k'. The 16-bit result is placed in PRODH:PRODL register pair. PRODH contains the high byte. W is unchanged. None of the status flags are affected. Note that neither overflow nor carry is possible in this opera- tion. A zero result is possible but not detected.			Descriptior	ried out b W and the The 16-b PRODH:I PRODH of Both W a None of t affected. Note that carry is p tion. A ze	An unsigned multiplication is car ried out between the contents of W and the register file location 'f'. The 16-bit result is stored in the PRODH:PRODL register pair. PRODH contains the high byte. Both W and 'f' are unchanged. None of the status flags are affected. Note that neither overflow nor carry is possible in this opera- tion. A zero result is possible but not detected. If 'a' is 0, the		
Words:	1					ank will be se		
Cycles:	1				overriding	the BSR val	ue. If	
Q Cycle Activity:			. .			en the bank v as per the BS		
Q1 Decode	Q2 Read	Q3 Process	Q4 Write		(default).			
Decode	literal 'k'	Data	registers	Words:	1			
			PRODH: PRODL	Cycles:	1			
			FRODE	Q Cycle A	ctivity:			
Example:	MULLW	0xC4		Q	1 Q2	Q3	Q4	
Before Instru	ction			Dec		Process	Write	
W PRODH PRODL	= 0x = ? = ?	E2			register 'f'	Data	registers PRODH: PRODL	
After Instruct	ion							
W		E2		<u>Example</u> :	MULWF	REG, 1		
PRODH PRODL	= 0x = 0x	AD 08			Instruction	-04		
				PI PI	EG = 0x RODH = ? RODL = ?	(C4 (B5		
					nstruction	_		
				PI	EG = 0x RODH = 0x	xC4 xB5 x8A x94		

NEGF	Negate f		
Syntax:	[label] N	IEGF f[,a]
Operands:	0 ≤ f ≤ 255 a ∈ [0,1]		
Operation:	$(\overline{f}) + 1 \rightarrow f$	f	
Status Affected:	N, OV, C, D	DC, Z	
Encoding:	0110	110a fff	f ffff
Description:	complement the data me 0, the Acce selected, or If 'a' = 1, th	emory locati ess Bank wil	t is placed in on 'f'. If 'a' is I be BSR value.
Words:	1		
Cycles:	1		
Q Cycle Activity:			
Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write register 'f'
Example:	NEGF RE	EG, 1	
Before Instru REG After Instruct	= 0011 10	010 [0x3A]	
REG	= 1100 01	110 [0xC6]	

NOF)	No Operation					
Synt	ax:	[label]	NOP				
Ope	rands:	None					
Ope	ration:	No opera	tion				
Statu	us Affected:	None	None				
Enco	oding:	0000 1111	0000 xxxx	000 xxx	-	0000 xxxx	
Desc	cription:	No opera	tion.			J	
Wor	ds:	1					
Cycl	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q3	3		Q4	
	Decode	No	No			No	
		operation	operat	ion	ор	eration	

Example:

None.

POP	Рор Тор	of Return St	ack	PU	SH	Push Top	of Ret	urn St	ack
Syntax:	[label]	POP		Syr	itax:	[label]	PUSH		
Operands:	None			Ope	erands:	None			
Operation:	(TOS) \rightarrow	bit bucket		Ope	eration:	(PC+2) \rightarrow	TOS		
Status Affected:	None			Stat	tus Affected:	None			
Encoding:	0000	0000 000	00 0110	Enc	oding:	0000	0000	000	0 0101
Description:	return sta TOS valu ous value return sta This instr enable th	uction is prov e user to prop a stack to inco	carded. The nes the previ- hed onto the ided to erly manage	Wo		the return value is pu This instru a software and then p stack. 1	stack. ushed c iction al stack b	The pro lown o lows to by moo	to the top of evious TOS in the stack. o implement difying TOS, ie return
Words:	1				les:	1			
Cycles:	1			Q	Cycle Activity		~	2	0.4
Q Cycle Activity	<i>'</i> :				Q1 Decode	Q2 PUSH PC+2	Q: No	-	Q4 No
Q1	Q2	Q3	Q4		Decode	onto return	opera		operation
Decode	No	POP TOS	No			stack			
	operation	value	operation	Exa	imple:	PUSH			
Example: Before Instr TOS	POP GOTO uction	NEW = 0031A	2h		Before Instr TOS PC	uction		00345A 000124	
	level down)	= 01433 = 01433 = NEW	2h		After Instruc PC TOS Stack (1	ction level down)	= (000126 000126 00345A	h

RCAL	LL	Relative (Call			
Synta	IX:	[<i>label</i>] R	CALL	n		
Opera	ands:	-1024 ≤ n	≤ 1023			
Opera	ation:	(PC) + 2 - (PC) + 2 +		ъС		
Status	s Affected:	None				
Enco	ding:	1101	1nnn	nnnn	nnnn	
Descr	ription:	1K from the return add onto the s compleme Since the to fetch th new addre This instru	Subroutine call with a jump up to 1K from the current location. First, return address (PC+2) is pushed onto the stack. Then, add the 2's complement number '2n' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is a two-cycle instruction.			
Words	s:	1				
Cycle	s:	2				
Q Cy	cle Activity					
	Q1	Q2	Q	3	Q4	
	Decode	Read literal 'n'	Proce Data		rite to PC	
		Push PC to stack				
	No	No	No		No	
	operation	operation	operat		peration	

Example:	HERE	RCALL	Jump

Before Instruction PC = Address (HERE)

After Instruction

PC = Address (Jump) TOS = Address (HERE+2)

RES	ET	Reset				
Synt	ax:	[label]	RESET			
Ope	rands:	None				
Ope	ration:		Reset all registers and flags that are affected by a MCLR Reset.			
Statu	us Affected:	All				
Enco	oding:	0000	0000	1111	1111	
Des	cription:	This instr execute a				
Wor	ds:	1				
Cycl	es:	1				
QC	cycle Activity:					
	Q1	Q2	Q3	3	Q4	
	Decode	Start	No		No	
		reset	operat	ion o	peration	

Example: RESET

After Instruction	
Registers =	Reset Value
Flags* =	Reset Value

RETFIE	Return fro	om Interrup	t			
Syntax:	[label]	RETFIE [s]				
Operands:	s ∈ [0,1]					
Operation:	$1 \rightarrow GIE/C$ if s = 1 (WS) \rightarrow W (STATUSS (BSRS) \rightarrow	$(TOS) \rightarrow PC,$ $1 \rightarrow GIE/GIEH \text{ or PEIE/GIEL},$ if s = 1 $(WS) \rightarrow W,$ $(STATUSS) \rightarrow STATUS,$ $(BSRS) \rightarrow BSR,$ PCLATU, PCLATH are unchanged.				
Status Affected:	GIE/GIEH	, PEIE/GIEL				
Encoding:	0000	0000 00	01 000s			
Description:	popped ar loaded inte enabled by or low price enable bit. the shado STATUSS into their of W, STATU	Return from Interrupt. Stack is popped and Top-of-Stack (TOS) is loaded into the PC. Interrupts are enabled by setting either the high or low priority global interrupt enable bit. If 's' = 1, the contents of the shadow registers WS, STATUSS and BSRS are loaded into their corresponding registers, W, STATUS and BSR. If 's' = 0, no update of these registers occurs				
Words:	1					
Cycles:	2					
Q Cycle Activity	:					
Q1	Q2	Q3	Q4			
Decode	No operation	No operation	pop PC from stack Set GIEH or GIEL			
No	No	No	No			
operation	operation	operation	operation			
Example:	RETFIE 1	1				
After Interru PC W BSR STATUS GIE/GIE	pt H, PEIE/GIEL	= TOS = WS = BSRS = STATL = 1				

RET	'I W	Return Li	teral to	w		
Synt			RETLW			
-	rands:	$0 \le k \le 25$		ĸ		
•			0			
Ope	ration:	$k \rightarrow W$, (TOS) $\rightarrow I$ PCLATU,		H are	unc	hanged
Statu	us Affected:	None				
Enco	oding:	0000	1100	kkł	ck	kkkk
Des	cription:	W is loaded with the eight-bit literal 'k'. The program counter is loaded from the top of the stack (the return address). The high address latch (PCLATH) remains unchanged.				loaded e return s latch
Wor	ds:	1				
Cycl	es:	2				
QC	Cycle Activity:					
	Q1	Q2	Q3	3		Q4
	Decode	Read literal 'k'	Proce Data		stac	PC from k, Write to W
	No operation	No operation	No operat		ор	No eration
<u>Exar</u>	mple:					
	CALL TABLE	; W contains table ; offset value ; W now has ; table value				
: TABI	: LE					
	ADDWF PCL	; W = offs				
	RETLW k0	; Begin ta	able			
	RETLW k1	i				
:						

RETLW kn ; End of table

Before Instruction

W = 0x07

After Instruction

W = value of kn

RET	URN	Return fr	Return from Subroutine			
Synt	ax:	[label]	RETURN	[s]		
Ope	rands:	$s \in [0,1]$				
Ope	ration:	$\begin{array}{l} (\text{TOS}) \rightarrow \text{PC},\\ \text{if s = 1}\\ (\text{WS}) \rightarrow \text{W},\\ (\text{STATUSS}) \rightarrow \text{STATUS},\\ (\text{BSRS}) \rightarrow \text{BSR},\\ \text{PCLATU, PCLATH are unchanged} \end{array}$				
Statu	us Affected:	None				
Enco	oding:	0000	0000 0	001	001s	
Des	cription:	Return from subroutine. The stack is popped and the top of the stack (TOS) is loaded into the program counter. If 's'= 1, the contents of the shadow registers WS, STATUSS and BSRS are loaded into their cor- responding registers, W, STATUS and BSR. If 's' = 0, no update of these registers occurs (default).				
Wor	ds:	1				
Cycl	es:	2				
QC	cycle Activity:					
	Q1	Q2	Q3		Q4	
	Decode	No operation	Process Data		PC from stack	
	No operation	No operation	No operation	ор	No eration	

RLC	F	Rotate L	Rotate Left f through Carry				
Synt	ax:	[label]	[<i>label</i>] RLCF f[,d[,a]				
Ope	rands:	0 ≤ f ≤ 25 d ∈ [0,1] a ∈ [0,1]	5				
Ope	ration:	(f<7>) →	$(f < n >) \rightarrow dest < n+1 >,$ $(f < 7 >) \rightarrow C,$ $(C) \rightarrow dest < 0 >$				
Statu	us Affected:	C, N, Z					
Enco	oding:	0011	01da fi	ff ffff			
		the Carry is placed is stored (default). Bank will the BSR bank will BSR valu	The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0, the result is placed in W. If 'd' is 1, the result is stored back in register 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).				
Wor	ds:	1					
Cycl	es:	1					
QC	Cycle Activity:						
	Q1	Q2	Q3	Q4			
	Decode	Read register 'f'	Process Data	Write to destination			
<u>Exa</u>	mple:	RLCF	REG, 0,	0			
	Refore Instru	iction					

Example: RETURN

After Interrupt PC = TOS **Before Instruction**

REG C	= =	1110 0	0110
After Instruc	ction		
REG	=	1110	0110
W	=	1100	1100
С	=	1	

RLNCF	Rotate L	eft f (no car	ry)	RRCF	Rotate R	ight f throu	ugh Carry	
Syntax:	[label]	RLNCF f	[:] [,d [,a]	Syntax:	[label]	RRCF f[,d [,a]	
Operands:	0 ≤ f ≤ 25 d ∈ [0,1] a ∈ [0,1]	55		Operands:	$0 \le f \le 25$ $d \in [0,1]$ $a \in [0,1]$	5		
Operation:	$(f) \rightarrow$ $(f<7>) \rightarrow$	dest <n+1>, dest<0></n+1>		Operation:	$(f < n >) \rightarrow$ $(f < 0 >) \rightarrow$ $(C) \rightarrow des$			
Status Affected:	N, Z				. ,	SI<7>		
Encoding:	0100	01da f	fff ffff	Status Affecte				
Description:		ents of regis		Encoding:	0011		fff ffff	
	rotated one bit to the left. If 'd' is 0, the result is placed in W. If 'd' is 1, the result is stored back in register 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, then the bank will be selected as per the BSR value (default).		Description:	rotated or the Carry is placed is placed (default). Bank will the BSR bank will	The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0, the result is placed in W. If 'd' is 1, the result is placed back in register 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, then the bank will be selected as per the BSR value (default).			
Words:	1					 registe 	er f	
Cycles:	1			Words:	1			
Q Cycle Activity:				Cycles:	1			
Q1	Q2	Q3	Q4	Q Cycle Activ	-			
Decode	Read register 'f'	Process Data	Write to destination	Q Cycle Activ	Q2	Q3	Q4	
L4			1	Decode		Process	Write to	
Example:	RLNCF	REG, 1,	0		register 'f'	Data	destination	
Before Instru REG	ction = 1010 1	L011		Example:	RRCF	REG, 0	, 0	
After Instruct REG	ion = 0101 ()111		Before In REG C	= 1110 = 0	0110		
				After Inst	ruction			

REG

W

С

= 1110 0110

0111 0011

=

= 0

RRNCF	Rotate Right f (r	io carry)	SETF	Set f		
Syntax:	[label] RRNC	f [,d [,a]	Syntax:	[label] SI	ETF f[,a]	
Operands:	$0 \le f \le 255$ $d \in [0,1]$		Operands:	0 ≤ f ≤ 255 a ∈ [0,1]	5	
Operation: Status Affected: Encoding: Description:	the result is place	ffff ffff egister 'f' are the right. If 'd' is 0, ed in W. If 'd' is 1, ed back in register s 0, the Access cted, overriding 'a' is 1, then the	Operation: Status Affected: Encoding: Description: Words: Cycles: Q Cycle Activity:	ter are set Access Ba riding the the bank v BSR value 1	100a ff ints of the sp t to FFh. If 'a ank will be se BSR value. If vill be selecte e (default).	ecified regis- is 0, the elected, over i a' is 1, then
	BSR value (defai	ult).	Q1	Q2	Q3	Q4
	r I I I I I I I I I I I I I I I I I I I	egister f	Decode	Read register 'f'	Process Data	Write register 'f'
Words:	1					
Cycles:	1		Example:	SETF	REG,1	
Q Cycle Activity: Q1	Q2 Q	3 Q4	Before Instru REG		5A	
Decode	Read Proc register 'f' Dat	ess Write to	After Instruct REG		FF	
Example 1:	RRNCF REG, 1	, 0				
Before Instru REG After Instruct REG	= 1101 0111					
Example 2:	RRNCF REG, 0	, 0				
Before Instru	iction					
W REG	= ? = 1101 0111					
After Instruct	1101 0111					
₩ REG	= 1110 1011 = 1101 0111					

SLEEP	Enter SL	EEP mode		SUE	BFWB	Subtract	f from W w	ith borrow
Syntax:	[label] SLEEP		Syn	tax:	[label]	SUBFWB	f [,d [,a]	
Operands:	None			Ope	erands:	$0 \le f \le 25$	5	
Operation:	$00h \rightarrow W$					d ∈ [0,1] a ∈ [0,1]		
	$0 \rightarrow WD$ 1 $\rightarrow TO$,	F postscaler,		One	eration:		$-(\overline{C}) \rightarrow dest$	ŀ
	$0 \rightarrow \overline{PD}$			•	us Affected:	(\\) = (I) N, OV, C		L
Status Affected:	TO, PD				oding:	0101	01da ff	ff ffff
Encoding:	0000	0000 000	0 0011		scription:		register 'f' and	
Description:	The power-down status bit (PD) is		200	onption.	(borrow) f	from W (2's c	omplement	
		The time-out et. Watchdog					If 'd' is 0, the W. If 'd' is 1, 1	
		aler are clea						fault). If 'a' is
	The proc	essor is put i	nto SLEEP			0, the Acc	ess Bank wil	l be selected,
		h the oscillate	or stopped.				g the BSR val bank will be s	lue. If 'a' is 1,
Words:	1						SR value (de	
Cycles:	1			Wor	rds:	1		
Q Cycle Activity: Q1	Q2	Q3	Q4	Сус	les:	1		
Decode	No	Process	Go to	Q	Cycle Activity	:		
	operation	Data	sleep		Q1	Q2	Q3	Q4
Example:					Decode	Read register 'f'	Process Data	Write to destination
Before Instru	SLEEP			Fra	mple 1:	SUBFWB	REG, 1, 0	1
TO =	?				Before Instru		1120, 2, 0	
PD = After Instruct	? ion				REG	= 3		
$\frac{\overline{TO}}{\overline{PD}} = PD =$	1†				W C	= 2 = 1		
	0				After Instruc	tion		
† If WDT causes	s wake-up, th	nis bit is clea	ed.		REG W	= FF = 2		
					C Z	= 0		
					N	= 0 = 1 ; re	sult is negativ	e
				<u>Exa</u>	<u>mple 2</u> :	SUBFWB	REG, 0, 0)
					Before Instru			
					REG W	= 2 = 5		
					С	= 1		
					After Instruc REG	= 2		
					W	= 3		
					C Z	= 1 = 0		
				Буа	N mala 2:		sult is positive	
				<u>⊏xa</u>	<u>mple 3</u> : Before Instru		REG, 1, 0)
					REG	= 1		
					W C	= 2 = 0		
					After Instruc	•		
					DEC	_ 0		

; result is zero

REG

W

C Z N

0 =

2 =

= = = 1 1 0

SUBLW	Subtract	W from lite	ral				
Syntax: [<i>label</i>] SUBLW k							
Operands:	$0 \le k \le 2$	0 ≤ k ≤ 255					
Operation:	k – (W) –	\rightarrow W					
Status Affected: N, OV, C, DC, Z							
Encoding:	0000 1000 kkkk kkkk						
Description:	W is sub literal 'k'. in W.	tracted from t The result is	the eight-bit placed				
Words:	1						
Cycles:	1						
Q Cycle Activity:	:						
Q1	Q2	Q3	Q4				
Decode	Read literal 'k'	Process Data	Write to W				
Example 1:	SUBLW	0x02					
Before Instru	uction						
W	= 1						
C After Instruc	= ? tion						
W	= 1						
	= 1 ; re	esult is positive)				
C Z N	= 0 = 0						
Example 2:	SUBLW	0x02					
Before Instru	uction						
W	= 2						
C After Instruc	= ?						
W	= 0						
Ċ	= 1 ; re	esult is zero					
Ž N	= 1 = 0						
Example 3:	SUBLW	0x02					
Before Instru	uction						
W	= 3						
C	= ?						
After Instruc		N	()				
W C		's complemen sult is negative					
C Z N	= 0 = 1	0					
	- 1						

SUBWF	Subtrac	t W from f	
Syntax:	[label]	SUBWF f[,	d [,a]
Operands:	$0 \le f \le 25$	55	
	d ∈ [0,1] a ∈ [0,1]		
Operation:	(f) – (W)	\rightarrow dest	
Status Affected:	N, OV, C		
Encoding:	0101	11da ff:	ff ffff
Description:	Subtract	W from regis	ter 'f' (2's
	the resul the resul ter 'f' (de Access E overridin 1, then t	nent method). t is stored in ' t is stored ba fault). If 'a' is Bank will be s g the BSR va ne bank will b e BSR value	W. If 'd' is 1, ck in regis- 0, the elected, ilue. If 'a' is be selected
Words:	1		
Cycles:	1		
Q Cycle Activity			
Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write to destination
Example 1:	SUBWF	REG, 1, 0	
Before Instru			
REG W	= 3 = 2		
C After Instruc	= ?		
REG	= 1		
W C	= 2 = 1 : re	esult is positive	
Z	= 0	suit is positive	
Example 2:	= 0 SUBWF	REG, 0, 0	
Before Instru			
REG	= 2		
W C	= 2 = ?		
After Instruc	-		
REG W	= 2 = 0		
С	= 1 ; re	esult is zero	
Z N	= 1 = 0		
Example 3:	SUBWF	REG, 1, 0	
Before Instru			
REG W	= 1 = 2		
С	= ?		
After Instruc REG		2's complemer	nt)
W	= 2	•	,
C Z	= 0	esult is negative	9
Ν	= 1		

SUBWFB	Subtract	W from f with	n Borrow		
Syntax:	[label] S	SUBWFB f[,	d [,a]		
Operands:	$0 \le f \le 25$	5			
	d ∈ [0,1] a ∈ [0,1]				
Operation:		$-(\overline{C}) \rightarrow dest$			
Status Affected:	(I) = (W) = N, OV, C,	. ,			
Encoding:	0101	10da ffff ffff			
Description:		V and the carry			
	row) from method). I in W. If 'd' back in re the Acces overriding then the b	register 'f' (2's of f 'd' is 0, the result gister 'f' (defau s Bank will be the BSR value ank will be sele value (default).	complement sult is stored is stored lt). If 'a' is 0, selected, e. If 'a' is 1,		
Words:	1				
Cycles:	1				
Q Cycle Activity:	0.0	0.0	<u>.</u>		
Q1 Decode	Q2 Read	Q3 Process	Q4 Write to		
Decode	register 'f'	Data	destination		
Example 1:	SUBWFB	REG, 1, 0			
Before Instru					
REG w	= 0x19 = 0x0D	(0001 100 (0000 110			
С	= 1	(0000 110			
After Instruct REG	ion = 0x0C	(0000 101	1)		
W	= 0x0D	(0000 110	-		
C Z N	= 1 = 0				
	= 0	; result is positive			
Example 2: Before Instru	SUBWFB	REG, 0, 0			
REG	= 0x1B	(0001 101	.1)		
W C	= 0x1A = 0	(0001 101	.0)		
After Instruct	-				
REG W	= 0x1B = 0x00	(0001 101	1)		
С	= 1				
Ž N	= 1 = 0	; result is ze	ro		
Example 3:	SUBWFB	REG, 1, 0			
Before Instru					
REG w	= 0x03 = 0x0E	(0000 001 (0000 110			
С	= 1	(0000 110	(1)		
After Instruct REG	ion = 0xF5	(1111 010	0)		
_		; [2's comp]			
w C	= 0x0E = 0	(0000 110)		
Z N	= 0 = 1	; result is ne	egative		

Syntax:[label]SWAPF f [,d [,a]Operands: $0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$ Operation: $(f<3:0>) \rightarrow dest<7:4>,$ $(f<7:4>) \rightarrow dest<3:0>Status Affected:NoneEncoding:001110daffffDescription:The upper and lower nibbles of ister 'f' are exchanged. If 'd' is 0,result is placed in W. If 'd' is 1, tresult is placed in register 'f'(default). If 'a' is 0, the AccessBank will be selected, overridingthe BSR value. If 'a' is 1, then thbank will be selected as per theBSR value (default).Words:1Cycles:1Q Cycle Activity:Q1Q1Q2Q3Q4DecodeReadregister 'f'DecodeReadregister 'f'Example:SWAPFSWAPFREG, 1, 0Before InstructionREG= 0x53After InstructionREGREG= 0x35$
$d \in [0,1] \\ a \in [0,1]$ $a \in [0,1]$ $Q = [0,1]$ $Coperation: (f<3:0>) \rightarrow dest<7:4>, (f<7:4>) \rightarrow dest<3:0>$ Status Affected: None $Contended = Contended = Contended$
(f<7:4>) → dest<3:0> Status Affected: None Encoding: 0011 10da ffff fff Description: The upper and lower nibbles of ister 'f' are exchanged. If 'd' is 0, result is placed in register 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, then the bank will be selected as per the BSR value (default). Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write to destination destis destinatis destination destination destinatis dest
Encoding: 0011 10da ffff ffff Description: The upper and lower nibbles of ister 'f' are exchanged. If 'd' is 0, result is placed in W. If 'd' is 1, t result is placed in register 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, then the bank will be selected as per the BSR value (default). Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write to destination Example: SWAPF REG, 1, 0 Estimation REG 0x53 After Instruction After Instruction
Description: The upper and lower nibbles of ister 'f' are exchanged. If 'd' is 0, result is placed in W. If 'd' is 1, t result is placed in register 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, then the bank will be selected as per the BSR value (default). Words: 1 Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write to destination destinatis destination destination destis destination
ister 'f' are exchanged. If 'd' is 0, result is placed in W. If 'd' is 1, t result is placed in register 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, then th bank will be selected as per the BSR value (default). Words: 1 Cycles: 1 Q Cycle Activity: Q1 $Q2$ $Q3$ $Q4Decode Read Process Write toregister 'f' Data destinationExample: SWAPF REG, 1, 0Before InstructionREG = 0x53After Instruction$
Cycles: 1 Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write to register 'f' Data destination Example: SWAPF REG, 1, 0 Before Instruction REG = 0x53 After Instruction
Q Cycle Activity: Q1 Q2 Q3 Q4 Decode Read Process Write to register 'f' Data destination Example: SWAPF REG, 1, 0 Before Instruction REG = 0x53 After Instruction
Q1 Q2 Q3 Q4 Decode Read register 'f' Process Write to destination Example: SWAPF REG, 1, 0 Before Instruction REG = 0x53 After Instruction
Decode Read register 'f' Process Data Write to destination Example: SWAPF REG, 1, 0 Before Instruction REG = 0x53 After Instruction
register f' Data destination Example: SWAPF REG, 1, 0 Before Instruction REG = 0x53 After Instruction
Example: SWAPF REG, 1, 0 Before Instruction REG = 0x53 After Instruction
REG = 0.055

TBLRD	Table Read	
Syntax:	[<i>label</i>] TBLRD (*; *+; *-; +*)	
Operands:	None	
Operation:	if TBLRD *, (Prog Mem (TBLPTR)) \rightarrow TABLAT TBLPTR - No Change; if TBLRD *+, (Prog Mem (TBLPTR)) \rightarrow TABLAT (TBLPTR) +1 \rightarrow TBLPTR; if TBLRD *-, (Prog Mem (TBLPTR)) \rightarrow TABLAT (TBLPTR) -1 \rightarrow TBLPTR; if TBLRD +*, (TBLPTR) +1 \rightarrow TBLPTR; (Prog Mem (TBLPTR)) \rightarrow TABLAT	
Status Affected	None	
Encoding:	nn= = =	nn 0 * 1 *+ 2 *- 3 +*
Description:	This instruction is used to read the tents of Program Memory (P.M.). To address the program memory, a po called Table Pointer (TBLPTR) is us The TBLPTR (a 21-bit pointer) poi to each byte in the program memor TBLPTR has a 2 Mbyte address ra TBLPTR[0] = 0: Least Significa Byte of Progra Memory Word TBLPTR[0] = 1: Most Significa Byte of Progra Memory Word The TBLRD instruction can modify value of TBLPTR as follows:	o inter sed. nts vry. nge. ant im nt im
	 no change post-increment post-decrement pre-increment 	
Words:	1	
Cycles:	2	
Q Cycle Activi	y:	
Q1	Q2 Q3 Q4	

Q1	Q2	Q3	Q4
Decode	No	No	No
	operation	operation	operation
No operation	No operation (Read Program Memory)	No operation	No operation (Write TABLAT)

TBLRD Table Read (cont'd)

			•	,
Example1:	TBLRD	*+	;	
Before Instruc	tion			
TABLAT TBLPTR			=	0x55 0x00A356
MEMORY	(0x00A356	5)	=	0x00A350 0x34
After Instruction	on			
TABLAT			=	0x34
TBLPTR			=	0x00A357
Example2:	TBLRD	+*	;	
Before Instruc	tion			
TABLAT			=	0xAA
TBLPTR MEMORY	(0v01A35	7)	=	0x01A357 0x12
MEMORY			=	0x34
After Instruction	on			
TABLAT			=	0x34
TBLPTR			=	0x01A358

Table Wri	te				
[label]	TBLWT ([*; *+; *-; ·	+*)		
None					
(TABLAT) TBLPTR - if TBLWT* (TABLAT) (TBLPTR) if TBLWT* (TABLAT) (TBLPTR) if TBLWT- (TBLPTR)	if TBLWT*, (TABLAT) \rightarrow Holding Register; TBLPTR - No Change; if TBLWT*+, (TABLAT) \rightarrow Holding Register; (TBLPTR) +1 \rightarrow TBLPTR; if TBLWT*-, (TABLAT) \rightarrow Holding Register; (TBLPTR) -1 \rightarrow TBLPTR; if TBLWT+*, (TBLPTR) +1 \rightarrow TBLPTR; (TABLAT) \rightarrow Holding Register; None				
: None					
0000	0000	0000	11nn nn=0 * =1 *+ =2 *- =3 +*		
This instruction uses the 3 LSbs of the TBLPTR to determine which of the 8 holding registers the TABLAT data is written to. The 8 holding registers are used to program the contents of Pro- gram Memory (P.M.). See Section 5.0 for information on writing to FLASH memory. The TBLPTR (a 21-bit pointer) points to each byte in the program memory. TBLPTR has a 2 MBtye address range. The LSb of the TBLPTR selects which byte of the program memory location to access. TBLPTR[0] = 0: Least Significant Byte of Program Memory Word TBLPTR[0] = 1: Most Significant Byte of Program Memory Word The TBLWT instruction can modify the value of TBLPTR as follows: • no change • post-increment • pre-increment					
1					
2					
y:					
Q2	Q3	G	<u>)</u> 4		
No	No	N	0		
operation	operation				
No operation (Read	No operation				
	[<i>label</i>] None if TBLWT* (TABLAT) TBLPTR - if TBLWT* (TABLAT) (TBLPTR) if TBLWT* (TABLAT) (TBLPTR) if TBLWT- (TBLPTR) (TABLAT) (TBLPTR) (TABLAT) : None 0000 This instru TBLPTR t holding re written to. used to pr gram Men for informa memory. The TBLPTR t holding re written to. used to pr gram Men for informa memory. The TBLPTR t holding re written to. used to pr gram Men for informa memory. The TBLPTR t holding re which byte location to TBLPTR f range. The which byte location to T no char g location No operation	None if TBLWT*, (TABLAT) \rightarrow Holding TBLPTR - No Chang if TBLWT*+, (TABLAT) \rightarrow Holding (TBLPTR) +1 \rightarrow TBL if TBLWT*-, (TABLAT) \rightarrow Holding (TBLPTR) -1 \rightarrow TBL if TBLWT+*, (TBLPTR) +1 \rightarrow TBI (TABLAT) \rightarrow Holding : None This instruction uses TBLPTR to determin holding registers the written to. The 8 hol used to program the gram Memory (P.M.) for information on w memory. The TBLPTR (a 21-1) to each byte in the p TBLPTR has a 2 MB range. The LSb of th which byte of the pro- location to access. TBLPTR[0] = 0: TBLPTR[0] = 1: The TBLWT instruct value of TBLPTR as • no change • post-increment • post-decrement • post-decrement • pre-increment 1 2 ty: Q2 Q3 No No operation operation No No	[<i>label</i>] TBLWT (*; *+; *-; * None if TBLWT*, if TBLPTR - No Change; if TBLPTR + TBLPTR + No Change; if TBLWT*+, (TABLAT) → Holding Register (TBLPTR) +1 → TBLPTR; if TBLWT*-, (TABLAT) → Holding Register (TBLPTR) +1 → TBLPTR; if TBLWT+*, (TBLPTR) +1 → TBLPTR; (TABLAT) → Holding Register (TABLAT) → Holding Register (TABLAT) → TBLPTR; (TABLAT) → Holding Register (TABLAT) (TABLAT) (TABLAT) (TABLAT) (TABLAT) (TABLAT) (TABLAT) (TABLAT) (TABLAT)		

TBLWT Table Write (Continued)

			. ,
Example1:	TBLWT	*+;	
Before Instructi	ion		
TABLAT		=	0x55
TBLPTR HOLDING F	REGISTER	_ =	0x00A356
(0x00A356)	CONTEN	=	0xFF
After Instruction	ns (table v	write o	completion)
TABLAT		=	0x55
TBLPTR HOLDING F	REGISTER	_ =	0x00A357
(0x00A356)		=	0x55
Example 2:	TBLWT	+*;	
Before Instructi	ion		
TABLAT		=	0x34
	REGISTER	=	0x01389A
(0x01389A)		=	0xFF
HOLDING F (0x01389B)		-	0xFF
· · · · · · · · · · · · · · · · · · ·		=	
After Instruction	n (table w	rite co	ompletion)
TABLAT		=	0x34
TBLPTR HOLDING F		=	0x01389B
(0x01389A)	LOISIEN	_	0xFF
HOLDING F	REGISTER	2	
(0x01389B)		=	0x34

тѕт	FSZ	Test f, ski	p if 0	
Synt	ax:	[label] T	STFSZ f[,;	a]
Ope	rands:	0 ≤ f ≤ 255 a ∈ [0,1]	5	
Ope	ration:	skip if f = ()	
•	us Affected:	None	-	
			0110 55	
	oding:	0110		ff ffff
Desi	cription:	fetched du tion execu NOP is exe cycle instr Access Ba riding the l then the b	tion, is disca cuted, maki uction. If 'a'	rent instruc- arded and a ng this a two- is 0, the elected, over- lf 'a' is 1, selected as
Wor	ds:	1	,	,
Cycl	es:		ycles if skip a 2-word ins	and followed
QC	ycle Activity:			
	Q1	Q2	Q3	Q4
	Decode	Read	Process	No
		register 'f'	Data	operation
lf sł	· .	00	00	<u> </u>
	Q1	Q2	Q3	Q4
	No operation	No operation	No operation	No operation
lf al				• •
II SP	kip and follow		_	_
	Q1	Q2	Q3	Q4
	No operation	No operation	No operation	No operation
	No	No	No	No
	operation	operation	operation	operation
<u>Exar</u>	<u>mple</u> :	HERE T NZERO ZERO :	ISTFSZ CN	Γ, 1
	Before Instru PC = Ado			
	After Instruct	tion		

ter Instruction			
If CNT	=	0x00,	
PC	=	Address (ZERO)
If CNT	≠	0x00,	
PC	=	Address (1	JZERO)

XORLW	Exclusiv	ve OR lit	eral wit	h W				
Syntax:	[label]	XORLW	k					
Operands:	$0 \le k \le 2$	55						
Operation:	(W) .XO	R . k \rightarrow W	1					
Status Affected:	N, Z							
Encoding:	0000	1010	kkkk	kkkk				
Description:	The cont with the is placed	8-bit liter						
Words:	1	1						
Cycles:	1							
Q Cycle Activity	/:							
Q1	Q2	Q3		Q4				
Decode	Read literal 'k'	Proce: Data		rite to W				
Example:	YODI M	07 1						

Example: XORLW 0xAF

Before Inst	ructio	n
W	=	0xB5
After Instru	ction	
W	=	0x1A

PIC18FXX2

XORWF	Exclusive	e OR W v	vith f	
Syntax:	[label]	XORWF	f [,d [,	a]
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	5		
Operation:	(W) .XOR	. (f) \rightarrow de	est	
Status Affected:	N, Z			
Encoding:	0001	10da	ffff	ffff
Description:	Exclusive with regist is stored in stored bac (default). Bank will the BSR v bank will b BSR value	ter 'f'. If 'c n W. If 'd' ck in the If 'a' is C be select value. If 'a be select	l' is 0, th is 1, the register 0, the Ac ed, ove a' is 1, th ed as pe	result is 'f' ccess rriding hen the
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Proces Data		Vrite to stination
Example:	XORWF	REG, 1,	0	
Before Instru REG W After Instruct	= 0xAF = 0xB5			
REG	= 0x1A			

W

= 0xB5

21.0 DEVELOPMENT SUPPORT

The PICmicro[®] microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C17 and MPLAB C18 C Compilers
 - MPLINK[™] Object Linker/ MPLIB[™] Object Librarian
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - ICEPIC™ In-Circuit Emulator
- In-Circuit Debugger
 - MPLAB ICD
- Device Programmers
 - PRO MATE[®] II Universal Device Programmer
- PICSTART[®] Plus Entry-Level Development Programmer
- Low Cost Demonstration Boards
 - PICDEM[™]1 Demonstration Board
 - PICDEM 2 Demonstration Board
 - PICDEM 3 Demonstration Board
 - PICDEM 17 Demonstration Board
 - KEELOQ® Demonstration Board

21.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8-bit microcontroller market. The MPLAB IDE is a Windows[®] based application that contains:

- · An interface to debugging tools
 - simulator
 - programmer (sold separately)
 - emulator (sold separately)
 - in-circuit debugger (sold separately)
- · A full-featured editor
- · A project manager
- Customizable toolbar and key mapping
- · A status bar
- On-line help

The MPLAB IDE allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PICmicro emulator and simulator tools (automatically updates all project information)
- Debug using:
 - source files
 - absolute listing file
 - machine code

The ability to use MPLAB IDE with multiple debugging tools allows users to easily switch from the cost-effective simulator to a full-featured emulator with minimal retraining.

21.2 MPASM Assembler

The MPASM assembler is a full-featured universal macro assembler for all PICmicro MCU's.

The MPASM assembler has a command line interface and a Windows shell. It can be used as a stand-alone application on a Windows 3.x or greater system, or it can be used through MPLAB IDE. The MPASM assembler generates relocatable object files for the MPLINK object linker, Intel[®] standard HEX files, MAP files to detail memory usage and symbol reference, an absolute LST file that contains source lines and generated machine code, and a COD file for debugging.

The MPASM assembler features include:

- Integration into MPLAB IDE projects.
- User-defined macros to streamline assembly code.
- Conditional assembly for multi-purpose source files.
- Directives that allow complete control over the assembly process.

21.3 MPLAB C17 and MPLAB C18 C Compilers

The MPLAB C17 and MPLAB C18 Code Development Systems are complete ANSI 'C' compilers for Microchip's PIC17CXXX and PIC18CXXX family of microcontrollers, respectively. These compilers provide powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compilers provide symbol information that is compatible with the MPLAB IDE memory display.

21.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK object linker combines relocatable objects created by the MPASM assembler and the MPLAB C17 and MPLAB C18 C compilers. It can also link relocatable objects from pre-compiled libraries, using directives from a linker script.

The MPLIB object librarian is a librarian for precompiled code to be used with the MPLINK object linker. When a routine from a library is called from another source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications. The MPLIB object librarian manages the creation and modification of library files.

The MPLINK object linker features include:

- Integration with MPASM assembler and MPLAB C17 and MPLAB C18 C compilers.
- Allows all memory areas to be defined as sections to provide link-time flexibility.

The MPLIB object librarian features include:

- Easier linking because single libraries can be included instead of many smaller files.
- Helps keep code maintainable by grouping related modules together.
- Allows libraries to be created and modules to be added, listed, replaced, deleted or extracted.

21.5 MPLAB SIM Software Simulator

The MPLAB SIM software simulator allows code development in a PC-hosted environment by simulating the PICmicro series microcontrollers on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a file, or user-defined key press, to any of the pins. The execution can be performed in single step, execute until break, or trace mode.

The MPLAB SIM simulator fully supports symbolic debugging using the MPLAB C17 and the MPLAB C18 C compilers and the MPASM assembler. The software simulator offers the flexibility to develop and debug code outside of the laboratory environment, making it an excellent multiproject software development tool.

21.6 MPLAB ICE High Performance Universal In-Circuit Emulator with MPLAB IDE

The MPLAB ICE universal in-circuit emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers (MCUs). Software control of the MPLAB ICE in-circuit emulator is provided by the MPLAB Integrated Development Environment (IDE), which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB ICE in-circuit emulator allows expansion to support new PICmicro microcontrollers.

The MPLAB ICE in-circuit emulator system has been designed as a real-time emulation system, with advanced features that are generally found on more expensive development tools. The PC platform and Microsoft[®] Windows environment were chosen to best make these features available to you, the end user.

21.7 ICEPIC In-Circuit Emulator

The ICEPIC low cost, in-circuit emulator is a solution for the Microchip Technology PIC16C5X, PIC16C6X, PIC16C7X and PIC16CXXX families of 8-bit One-Time-Programmable (OTP) microcontrollers. The modular system can support different subsets of PIC16C5X or PIC16CXXX products through the use of interchangeable personality modules, or daughter boards. The emulator is capable of emulating without target application circuitry being present.

21.8 MPLAB ICD In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD, is a powerful, low cost, run-time development tool. This tool is based on the FLASH PICmicro MCUs and can be used to develop for this and other PICmicro microcontrollers. The MPLAB ICD utilizes the in-circuit debugging capability built into the FLASH devices. This feature, along with Microchip's In-Circuit Serial Programming[™] protocol, offers cost-effective in-circuit FLASH debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by watching variables, single-stepping and setting break points. Running at full speed enables testing hardware in realtime.

21.9 PRO MATE II Universal Device Programmer

The PRO MATE II universal device programmer is a full-featured programmer, capable of operating in stand-alone mode, as well as PC-hosted mode. The PRO MATE II device programmer is CE compliant.

The PRO MATE II device programmer has programmable VDD and VPP supplies, which allow it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for instructions and error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In stand-alone mode, the PRO MATE II device programmer can read, verify, or program PICmicro devices. It can also set code protection in this mode.

21.10 PICSTART Plus Entry Level Development Programmer

The PICSTART Plus development programmer is an easy-to-use, low cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient.

The PICSTART Plus development programmer supports all PICmicro devices with up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus development programmer is CE compliant.

21.11 PICDEM 1 Low Cost PICmicro Demonstration Board

The PICDEM 1 demonstration board is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44, All necessary hardware and software is included to run basic demo programs. The user can program the sample microcontrollers provided with the PICDEM 1 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer, and easily test firmware. The user can also connect the PICDEM 1 demonstration board to the MPLAB ICE incircuit emulator and download the firmware to the emulator for testing. A prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push button switches and eight LEDs connected to PORTB.

21.12 PICDEM 2 Low Cost PIC16CXX Demonstration Board

The PICDEM 2 demonstration board is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM 2 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer, and easily test firmware. The MPLAB ICE in-circuit emulator may also be used with the PICDEM 2 demonstration board to test firmware. A prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push button switches, a potentiometer for simulated analog input, a serial EEPROM to demonstrate usage of the I^2C^{TM} bus and separate headers for connection to an LCD module and a keypad.

21.13 PICDEM 3 Low Cost PIC16CXXX Demonstration Board

The PICDEM 3 demonstration board is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with an LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM 3 demonstration board on a PRO MATE II device programmer, or a PICSTART Plus development programmer with an adapter socket, and easily test firmware. The MPLAB ICE in-circuit emulator may also be used with the PICDEM 3 demonstration board to test firmware. A prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM 3 demonstration board is a LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM 3 demonstration board provides an additional RS-232 interface and Windows software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals.

21.14 PICDEM 17 Demonstration Board

The PICDEM 17 demonstration board is an evaluation board that demonstrates the capabilities of several Microchip microcontrollers, including PIC17C752, PIC17C756A, PIC17C762 and PIC17C766. All necessary hardware is included to run basic demo programs, which are supplied on a 3.5-inch disk. A programmed sample is included and the user may erase it and program it with the other sample programs using the PRO MATE II device programmer, or the PICSTART Plus development programmer, and easily debug and test the sample code. In addition, the PICDEM 17 demonstration board supports downloading of programs to and executing out of external FLASH memory on board. The PICDEM 17 demonstration board is also usable with the MPLAB ICE in-circuit emulator, or the PICMASTER emulator and all of the sample programs can be run and modified using either emulator. Additionally, a generous prototype area is available for user hardware.

21.15 KEELOQ Evaluation and Programming Tools

KEELOQ evaluation and programming tools support Microchip's HCS Secure Data Products. The HCS evaluation kit includes a LCD display to show changing codes, a decoder to decode transmissions and a programming interface to program test transmitters.

TABLE 21-1: DEVELOPMENT TOOLS FROM MICROCHIP

	PIC12	PIC14	PIC16	91019	PIC160	PIC16	PIC16	PIC160	PIC16	PIC16F	PIC160	PIC17	D710I9	PIC180	PIC18F	83CX 52CX 54CX	ксэн	МСКЕ	WCP2
MPLAB [®] Integrated Development Environment	>	>	>	>	>	>	>	>	>	>	^	>	>	>	>				
MPLAB [®] C17 C Compiler												>	~						
MPLAB [®] C18 C Compiler														>	`				
MPASM TM Assembler/ MPLINK TM Object Linker	>	>	>	>	>	>	>	>	>	>	>	>	>	>	>	>	>		
MPLAB® ICE In-Circuit Emulator	~	>	~	>	~	×* ×	>	>	>	~	>	>	>	>	>				
ICEPIC TM In-Circuit Emulator	>		>	>	>		>	>	>		~								
eb MPLAB® ICD In-Circuit Debugger				*			*>			>					>				
PICSTART® Plus Entry Level Development Programmer	>	>	>	>	>	**`	>	`	>	`	>	>	>	>	>				
ମୁମ୍ମ PRO MATE® II Universal Device Programmer ଦ	>	>	>	>	>	**^	>	>	>	>	^	>	>	>	>	>	^		
PICDEM [™] 1 Demonstration Board			>		>		⁺,		>			>							
PICDEM TM 2 Demonstration Board				<+		1	+	L						>	>				
PICDEM TM 3 Demonstration Board											>								
PICDEM TM 14A Demonstration Board		>																	
PICDEM [™] 17 Demonstration Board						1		<u> </u>					>						
																	~		
KEELoa® Transponder Kit																	~		
microlD™ Programmer's Kit																		>	
125 kHz microID™ Developer's Kit																		>	
125 kHz Anticollision microlD™ Developer's Kit																		~	
13.56 MHz Anticollision microlD TM Developer's Kit																		>	
MCP2510 CAN Developer's Kit																			>

© 2002 Microchip Technology Inc.

PIC18FXX2

NOTES:

22.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings (†)

•	
Ambient temperature under bias	
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD, MCLR, and RA4)	0.3V to (VDD + 0.3V)
Voltage on VDD with respect to Vss	-0.3V to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0V to +13.25V
Voltage on RA4 with respect to Vss	0V to +8.5V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin	
Maximum current into VDD pin	250 mA
Input clamp current, liк (Vi < 0 or Vi > VDD)	±20 mA
Output clamp current, loк (Vo < 0 or Vo > VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by PORTA, PORTB, and PORTE (Note 3) (combined)	200 mA
Maximum current sourced by PORTA, PORTB, and PORTE (Note 3) (combined)	200 mA
Maximum current sunk by PORTC and PORTD (Note 3) (combined)	200 mA
Maximum current sourced by PORTC and PORTD (Note 3) (combined)	200 mA
Note 1. Power dissipation is calculated as follows:	

- Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD - \sum IOH} + \sum {(VDD-VOH) x IOH} + \sum (VOI x IOL)
 - **2:** Voltage spikes below Vss at the MCLR/VPP pin, inducing currents greater than 80 mA, may cause latchup. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR/VPP pin, rather than pulling this pin directly to Vss.
 - **3:** PORTD and PORTE not available on the PIC18F2X2 devices.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

PIC18FXX2







FIGURE 22-2: PIC18LFXX2 VOLTAGE-FREQUENCY GRAPH (INDUSTRIAL)



22.1 DC Characteristics: PIC18FXX2 (Industrial, Extended) PIC18LFXX2 (Industrial)

PIC18L (Ind	FXX2 ustrial)			ard Ope ting tem	-		itions (unless otherwise stated) -40°C ≤ Ta ≤ +85°C for industrial
PIC18F	XX2 ustrial, Ex	tended)		ard Ope ting tem		ire ·	itions (unless otherwise stated) -40°C \leq TA \leq +85°C for industrial -40°C \leq TA \leq +125°C for extended
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
	Vdd	Supply Voltage					
D001		PIC18LFXX2	2.0		5.5	V	HS, XT, RC and LP Osc mode
D001		PIC18FXX2	4.2		5.5	V	
D002	Vdr	RAM Data Retention Voltage ⁽¹⁾	1.5	—	_	V	
D003	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal		—	0.7	V	See Section 3.1 (Power-on Reset) for details
D004	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05	—	—	V/ms	See Section 3.1 (Power-on Reset) for details
	VBOR	Brown-out Reset Voltag	ge				
D005		PIC18LFXX2					
		BORV1:BORV0 = 11	1.98	—	2.14	V	$85^{\circ}C \ge T \ge 25^{\circ}C$
		BORV1:BORV0 = 10	2.67	—	2.89	V	
		BORV1:BORV0 = 01	4.16	—	4.5	V	
		BORV1:BORV0 = 00	4.45	—	4.83	V	
D005		PIC18FXX2					
		BORV1:BORV0 = 1x	N.A.	—	N.A.	V	Not in operating voltage range of device
		BORV1:BORV0 = 01	4.16		4.5	V	
		BORV1:BORV0 = 00	4.45	—	4.83	V	

Legend: Shading of rows is to assist in readability of the table.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode, or during a device RESET, without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active Operation mode are:

- OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD MCLR = VDD; WDT enabled/disabled as specified.
- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or VSS, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR,...).
- 4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kOhm.
- **5:** The LVD and BOR modules share a large portion of circuitry. The △IBOR and △ILVD currents are not additive. Once one of these modules is enabled, the other may also be enabled without further penalty.

22.1 DC Characteristics: PIC18FXX2 (Industrial, Extended) PIC18LFXX2 (Industrial) (Continued)

PIC18LI (Indu	FXX2 ustrial)			ard Ope ting terr			itions (unless otherwise stated) -40°C \leq Ta \leq +85°C for industrial
PIC18FX (Indu	XX2 ustrial, Ex	tended)		ard Ope ting terr		ire -	itions (unless otherwise stated) -40°C \leq TA \leq +85°C for industrial -40°C \leq TA \leq +125°C for extended
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
	Idd	Supply Current ^(2,4)					
D010		PIC18LFXX2		.5 .5 1.2 .3 1.5 .3	1 1.25 2 1 1 3	mA mA mA mA mA mA	XT osc configuration VDD = $2.0V$, $+25^{\circ}C$, Fosc = 4 MHz VDD = $2.0V$, $-40^{\circ}C$ to $+85^{\circ}C$, Fosc = 4 MHz VDD = $4.2V$, $-40^{\circ}C$ to $+85^{\circ}C$, Fosc = 4 MHz RC osc configuration VDD = $2.0V$, $+25^{\circ}C$, Fosc = 4 MHz VDD = $2.0V$, $-40^{\circ}C$ to $+85^{\circ}C$, Fosc = 4 MHz VDD = $4.2V$, $-40^{\circ}C$ to $+85^{\circ}C$, Fosc = 4 MHz RCIO osc configuration VDD = $2.0V$, $+25^{\circ}C$, Fosc = 4 MHz
			_	.3 .75	1	mA mA	VDD = 2.0V, +22°C, +0.8C = 4 MHz VDD = 2.0V, -40°C to +85°C, Fosc = 4 MHz VDD = 4.2V, -40°C to +85°C, Fosc = 4 MHz
D010		PIC18FXX2		1.2 1.2 1.2 1.5 1.5 1.6 .75 .75 .8	1.5 2 3 3 4 4 4 2 3 3	mA mA mA mA mA mA mA	XT osc configuration $VDD = 4.2V, +25^{\circ}C, FOSC = 4 MHz$ $VDD = 4.2V, -40^{\circ}C to +85^{\circ}C, FOSC = 4 MHz$ $VDD = 4.2V, -40^{\circ}C to +125^{\circ}C, FOSC = 4 MHz$ RC osc configuration $VDD = 4.2V, +25^{\circ}C, FOSC = 4 MHz$ $VDD = 4.2V, -40^{\circ}C to +85^{\circ}C, FOSC = 4 MHz$ $VDD = 4.2V, -40^{\circ}C to +125^{\circ}C, FOSC = 4 MHz$ RCIO osc configuration $VDD = 4.2V, +25^{\circ}C, FOSC = 4 MHz$ RCIO osc configuration $VDD = 4.2V, +25^{\circ}C, FOSC = 4 MHz$ $VDD = 4.2V, -40^{\circ}C to +85^{\circ}C, FOSC = 4 MHz$ $VDD = 4.2V, -40^{\circ}C to +125^{\circ}C, FOSC = 4 MHz$ $VDD = 4.2V, -40^{\circ}C to +125^{\circ}C, FOSC = 4 MHz$
D010A		PIC18LFXX2	_	14	30	μA	LP osc, Fosc = 32 kHz, WDT disabled VDD = 2.0V, -40°C to +85°C
D010A		PIC18FXX2	_	40 50	70 100	μΑ μΑ	LP osc, Fosc = 32 kHz, WDT disabled VDD = 4.2V, -40°C to +85°C VDD = 4.2V, -40°C to +125°C

Legend: Shading of rows is to assist in readability of the table.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode, or during a device RESET, without losing RAM data.

- 2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.
 - The test conditions for all IDD measurements in active Operation mode are:
 - OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD
 - MCLR = VDD; WDT enabled/disabled as specified.
- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or VSS, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR,...).
- **4:** For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kOhm.
- 5: The LVD and BOR modules share a large portion of circuitry. The ∆IBOR and ∆ILVD currents are not additive. Once one of these modules is enabled, the other may also be enabled without further penalty.

22.1 DC Characteristics: PIC18FXX2 (Industrial, Extended) PIC18LFXX2 (Industrial) (Continued)

PIC18LI (Indu	FXX2 ustrial)			ard Ope ting tem			itions (unless otherwise stated) -40°C ≤ TA ≤ +85°C for industrial
PIC18F2 (Indu	XX2 ustrial, Ex	tended)		ard Ope ting tem		ire ·	itions (unless otherwise stated) -40°C \leq TA \leq +85°C for industrial -40°C \leq TA \leq +125°C for extended
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
	Idd	Supply Current ^(2,4) (Co	ntinuec	l)			
D010C		PIC18LFXX2	_	10	25	mA	EC, ECIO osc configurations VDD = 4.2V, -40°C to +85°C
D010C		PIC18FXX2	_	10	25	mA	EC, ECIO osc configurations VDD = 4.2V, -40°C to +125°C
D013		PIC18LFXX2		.6 10 15	2 15 25	mA mA mA	HS osc configuration Fosc = 4 MHz, $VDD = 2.0V$ Fosc = 25 MHz, $VDD = 5.5V$ HS + PLL osc configurations Fosc = 10 MHz, $VDD = 5.5V$
D013		PIC18FXX2	_	10 15	15 25	mA mA	HS osc configuration Fosc = 25 MHz, VDD = $5.5V$ HS + PLL osc configurations Fosc = 10 MHz, VDD = $5.5V$
D014		PIC18LFXX2		15	55	μA	Timer1 osc configuration Fosc = 32 kHz, VDD = 2.0V
D014		PIC18FXX2	_		200 250	μΑ μΑ	Timer1 osc configuration Fosc = 32 kHz, VDD = 4.2V, -40°C to +85°C Fosc = 32 kHz, VDD = 4.2V, -40°C to +125°C
	IPD	Power-down Current ⁽³⁾					
D020		PIC18LFXX2		.08 .1 3	.9 4 10	μΑ μΑ μΑ	VDD = 2.0V, +25°C VDD = 2.0V, -40°C to +85°C VDD = 4.2V, -40°C to +85°C
D020 D021B		PIC18FXX2		.1 3 15	.9 10 25	μΑ μΑ μΑ	VDD = 4.2V, +25°C VDD = 4.2V, -40°C to +85°C VDD = 4.2V, -40°C to +125°C

Legend: Shading of rows is to assist in readability of the table.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode, or during a device RESET, without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active Operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD MCLR = VDD; WDT enabled/disabled as specified.

- **3:** The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or VSS, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR,...).
- 4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kOhm.
- **5:** The LVD and BOR modules share a large portion of circuitry. The △IBOR and △ILVD currents are not additive. Once one of these modules is enabled, the other may also be enabled without further penalty.

22.1 DC Characteristics: PIC18FXX2 (Industrial, Extended) PIC18LFXX2 (Industrial) (Continued)

PIC18L (Ind	FXX2 ustrial)			ard Ope ting tem			itions (unless otherwise stated) -40°C \leq Ta \leq +85°C for industrial
PIC18F	XX2 ustrial, Ex	tended)		ard Ope ting tem		ire -	itions (unless otherwise stated) $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
		Module Differential Cur	rent				
D022	ΔIWDT	Watchdog Timer PIC18LFXX2		.75 2 10	1.5 8 25	μΑ μΑ μΑ	VDD = 2.0V, +25°C VDD = 2.0V, -40°C to +85°C VDD = 4.2V, -40°C to +85°C
D022		Watchdog Timer PIC18FXX2		7 10 25	15 25 40	μΑ μΑ μΑ	VDD = 4.2V, +25°C VDD = 4.2V, -40°C to +85°C VDD = 4.2V, -40°C to +125°C
D022A	ΔIBOR	Brown-out Reset ⁽⁵⁾ PIC18LFXX2		29 29 33	35 45 50	μΑ μΑ μΑ	VDD = 2.0V, +25°C VDD = 2.0V, -40°C to +85°C VDD = 4.2V, -40°C to +85°C
D022A		Brown-out Reset ⁽⁵⁾ PIC18FXX2		36 36 36	40 50 65	μΑ μΑ μΑ	VDD = 4.2V, +25°C VDD = 4.2V, -40°C to +85°C VDD = 4.2V, -40°C to +125°C
D022B	ΔILVD	Low Voltage Detect ⁽⁵⁾ PIC18LFXX2		29 29 33	35 45 50	μΑ μΑ μΑ	VDD = 2.0V, +25°C VDD = 2.0V, -40°C to +85°C VDD = 4.2V, -40°C to +85°C
D022B		Low Voltage Detect ⁽⁵⁾ PIC18FXX2		33 33 33	40 50 65	μΑ μΑ μΑ	VDD = 4.2V, +25°C VDD = 4.2V, -40°C to +85°C VDD = 4.2V, -40°C to +125°C
D025	∆ITMR1	Timer1 Oscillator PIC18LFXX2		5.2 5.2 6.5	30 40 50	μΑ μΑ μΑ	VDD = 2.0V, +25°C VDD = 2.0V, -40°C to +85°C VDD = 4.2V, -40°C to +85°C
D025		Timer1 Oscillator PIC18FXX2		6.5 6.5 6.5	40 50 65	μΑ μΑ μΑ	VDD = 4.2V, +25°C VDD = 4.2V, -40°C to +85°C VDD = 4.2V, -40°C to +125°C

Legend: Shading of rows is to assist in readability of the table.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode, or during a device RESET, without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption.

The test conditions for all IDD measurements in active Operation mode are:

OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD

MCLR = VDD; WDT enabled/disabled as specified.

- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR,...).
- 4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kOhm.
- **5:** The LVD and BOR modules share a large portion of circuitry. The △IBOR and △ILVD currents are not additive. Once one of these modules is enabled, the other may also be enabled without further penalty.

22.2 DC Characteristics: PIC18FXX2 (Industrial, Extended) PIC18LFXX2 (Industrial)

DC CHA	RACTER	ISTICS		mperature -4	40°C ≤ ⁻	s (unless otherwise stated) TA \leq +85°C for industrial TA \leq +125°C for extended
Param No.	Symbol	Characteristic	Min	Мах	Units	Conditions
	VIL	Input Low Voltage				
		I/O ports:				
D030		with TTL buffer	Vss	0.15 Vdd	V	Vdd < 4.5V
D030A			—	0.8	V	$4.5V \le VDD \le 5.5V$
D031		with Schmitt Trigger buffer RC3 and RC4	Vss Vss	0.2 Vdd 0.3 Vdd	V V	
D032		MCLR	Vss	0.2 Vdd	V	
D032A		OSC1 (in XT, HS and LP modes) and T1OSI	Vss	0.3 Vdd	V	
D033		OSC1 (in RC and EC mode) ⁽¹⁾	Vss	0.2 Vdd	V	
	Vih	Input High Voltage				
		I/O ports:				
D040		with TTL buffer	0.25 Vdd + 0.8V	Vdd	V	Vdd < 4.5V
D040A			2.0	Vdd	V	$4.5V \le VDD \le 5.5V$
D041		with Schmitt Trigger buffer RC3 and RC4	0.8 Vdd 0.7 Vdd	Vdd Vdd	V V	
D042		MCLR, OSC1 (EC mode)	0.8 VDD	Vdd	V	
D042A		OSC1 (in XT, HS and LP modes) and T1OSI	0.7 Vdd	Vdd	V	
D043		OSC1 (RC mode) ⁽¹⁾	0.9 Vdd	Vdd	V	
	lı∟	Input Leakage Current ^(2,3)				
D060		I/O ports	.02	±1	μA	Vss ≤ VPIN ≤ VDD, Pin at hi-impedance
D061		MCLR		±1	μA	$Vss \le VPIN \le VDD$
D063		OSC1	_	±1	μA	$Vss \leq VPIN \leq VDD$
	IPU	Weak Pull-up Current				
D070	IPURB	PORTB weak pull-up current	50	450	μA	VDD = 5V, VPIN = VSS

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PICmicro device be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: Parameter is characterized but not tested.

22.2 DC Characteristics: PIC18FXX2 (Industrial, Extended) PIC18LFXX2 (Industrial) (Continued)

DC CHA	RACTER	SISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for extended} \end{array}$					
Param No.	Symbol	Characteristic	Min	Max	Units	Conditions		
	Vol	Output Low Voltage						
D080		I/O ports	—	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C		
D080A			—	0.6	V	IOL = 7.0 mA, VDD = 4.5V, -40°C to +125°C		
D083		OSC2/CLKO (RC mode)	—	0.6	V	IOL = 1.6 mA, VDD = 4.5V, -40°C to +85°C		
D083A			—	0.6	V	IOL = 1.2 mA, VDD = 4.5V, -40°C to +125°C		
	Vон	Output High Voltage ⁽³⁾						
D090		I/O ports	Vdd - 0.7	—	V	IOH = -3.0 mA, VDD = 4.5V, -40°C to +85°C		
D090A			Vdd - 0.7	—	V	IOH = -2.5 mA, VDD = 4.5V, -40°C to +125°C		
D092		OSC2/CLKO (RC mode)	Vdd - 0.7	—	V	IOH = -1.3 mA, VDD = 4.5V, -40°C to +85°C		
D092A			Vdd - 0.7	—	V	IOH = -1.0 mA, VDD = 4.5V, -40°С to +125°С		
D150	Vod	Open Drain High Voltage		8.5	V	RA4 pin		
		Capacitive Loading Specs on Output Pins						
D100 ⁽⁴⁾	Cosc2	OSC2 pin	_	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1		
D101	Сю	All I/O pins and OSC2 (in RC mode)	—	50	pF	To meet the AC Timing Specifications		
D102	Св	SCL, SDA	—	400	pF	In I ² C mode		

Note 1: In RC oscillator configuration, the OSC1/CLKI pin is a Schmitt Trigger input. It is not recommended that the PICmicro device be driven with an external clock while in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: Parameter is characterized but not tested.

FIGURE 22-3: LOW VOLTAGE DETECT CHARACTERISTICS




TABLE 22-1: LOW VOLTAGE DETECT CHARACTERISTICS

						erature	-40°C ≤ 1	a (unless otherwise stated) $A \le +85^{\circ}C$ for industrial TA $\le +125^{\circ}C$ for extended
Param No.	Symbol	Character	Min	Тур	Max	Units	Conditions	
D420	Vlvd	LVD Voltage on VDD	LVV = 0001	1.98	2.06	2.14	V	$T \ge 25^{\circ}C$
		low	LVV = 0010	2.18	2.27	2.36	V	$T \ge 25^{\circ}C$
			LVV = 0011	2.37	2.47	2.57	V	T ≥ 25°C
			LVV = 0100	2.48	2.58	2.68	V	
			LVV = 0101	2.67	2.78	2.89	V	
			LVV = 0110	2.77	2.89	3.01	V	
			LVV = 0111	2.98	3.1	3.22	V	
			LVV = 1000	3.27	3.41	3.55	V	
			LVV = 1001	3.47	3.61	3.75	V	
			LVV = 1010	3.57	3.72	3.87	V	
			LVV = 1011	3.76	3.92	4.08	V	
			LVV = 1100	3.96	4.13	4.3	V	
			LVV = 1101	4.16	4.33	4.5	V	
			LVV = 1110	4.45	4.64	4.83	V	

TABLE 22-2: MEMORY PROGRAMMING REQUIREMENTS

DC Cha	racteris	stics	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended					
Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions	
		Internal Program Memory Programming Specifications						
D110	Vpp	Voltage on MCLR/VPP pin	9.00	_	13.25	V		
D113	IDDP	Supply Current during Programming	_	—	10	mA		
		Data EEPROM Memory						
D120	ED	Cell Endurance	100K	1M	_	E/W	-40°C to +85°C	
D121	Vdrw	VDD for Read/Write	VMIN	—	5.5	V	Using EECON to read/write VMIN = Minimum operating voltage	
D122	TDEW	Erase/Write Cycle Time	_	4	_	ms		
D123	TRETD	Characteristic Retention	40	—	—	Year	Provided no other specifications are violated	
D124	Tref	Number of Total Erase/Write Cycles before Refresh ⁽¹⁾	1M	10M	—	E/W	-40°C to +85°C	
		Program FLASH Memory						
D130	Ер	Cell Endurance	10K	100K	—	E/W	-40°C to +85°C	
D131	Vpr	VDD for Read	VMIN	—	5.5	V	VMIN = Minimum operating voltage	
D132	VIE	VDD for Block Erase	4.5		5.5	V	Using ICSP port	
D132A	Viw	VDD for Externally Timed Erase or Write	4.5	—	5.5	V	Using ICSP port	
D132B	Vpew	VDD for Self-timed Write	VMIN	—	5.5	V	VMIN = Minimum operating voltage	
D133	TIE	ICSP Block Erase Cycle Time	_	4	—	ms	$VDD \ge 4.5V$	
D133A	Tiw	ICSP Erase or Write Cycle Time (externally timed)	1	—	_	ms	$VDD \ge 4.5V$	
D133A	Tiw	Self-timed Write Cycle Time	-	2	—	ms		
D134	Tretd	Characteristic Retention	40	—	—	Year	Provided no other specifications are violated	

† Data in "Typ" column is at 5.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Refer to Section 6.8 for a more detailed discussion on data EEPROM endurance.

22.3 AC (Timing) Characteristics

22.3.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS	3	3. TCC:ST	(I ² C specifications only)
2. TppS		4. Ts	(I ² C specifications only)
Т			
F	Frequency	Т	Time
Lowercase le	etters (pp) and their meanings:		
рр			
сс	CCP1	osc	OSC1
ck	CLKO	rd	RD
CS	CS	rw	RD or WR
di	SDI	sc	SCK
do	SDO	SS	SS
dt	Data in	tO	TOCKI
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR
Uppercase le	etters and their meanings:		
S			
F	Fall	Р	Period
н	High	R	Rise
I	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance
I ² C only			
AA	output access	High	High
BUF	Bus free	Low	Low
TCC:ST (I ² C s	specifications only)		
CC			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	STOP condition
STA	START condition		


22.3.2 TIMING CONDITIONS

The temperature and voltages specified in Table 22-3 apply to all timing specifications unless otherwise noted. Figure 22-4 specifies the load conditions for the timing specifications.

TABLE 22-3: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions (unless otherwise stated)						
	Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial						
AC CHARACTERISTICS	-40°C \leq TA \leq +125°C for extended						
AC CHARACTERISTICS	Operating voltage VDD range as described in DC spec Section 22.1 and						
	Section 22.2.						
	LC parts operate for industrial temperatures only.						

FIGURE 22-4: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



22.3.3 TIMING DIAGRAMS AND SPECIFICATIONS




TABLE 22-4: EXTERNAL CLOCK TIMING REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
1A	Fosc	External CLKI Frequency ⁽¹⁾	DC	40	MHz	EC, ECIO, -40°C to +85°C
		Oscillator Frequency ⁽¹⁾	DC	25	MHz	EC, ECIO, +85°C to +125°C
			DC	4	MHz	RC osc
			0.1	4	MHz	XT osc
			4	25	MHz	HS osc
			4	10	MHz	HS + PLL osc, -40°C to +85°C
			4	6.25	MHz	HS + PLL osc, +85°C to +125°C
			5	200	kHz	LP Osc mode
1	Tosc	External CLKI Period ⁽¹⁾	25	—	ns	EC, ECIO, -40°C to +85°C
		Oscillator Period ⁽¹⁾	40	—	ns	EC, ECIO, +85°C to +125°C
			250	—	ns	RC osc
			250	10,000	ns	XT osc
			40	250	ns	HS osc
			100	250	ns	HS + PLL osc, -40°C to +85°C
			160	250	ns	HS + PLL osc, +85°C to +125°C
			25	_	μs	LP osc
2	Тсү	Instruction Cycle Time ⁽¹⁾	100		ns	TCY = $4/FOSC$, $-40^{\circ}C$ to $+85^{\circ}C$
			160	_	ns	TCY = $4/FOSC$, $+85^{\circ}C$ to $+125^{\circ}C$
3	TosL,	External Clock in (OSC1)	30		ns	XT osc
	TosH	High or Low Time	2.5	—	μs	LP osc
			10	_	ns	HS osc
4	TosR,	External Clock in (OSC1)		20	ns	XT osc
	TosF	Rise or Fall Time	—	50	ns	LP osc
				7.5	ns	HS osc

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time-base period for all configurations except PLL. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
_	Fosc	Oscillator Frequency Range	4	_	10	MHz	HS mode only
_	Fsys	On-chip VCO System Frequency	16	_	40	MHz	HS mode only
—	t _{rc}	PLL Start-up Time (Lock Time)	_	_	2	ms	
—	ΔCLK	CLKO Stability (Jitter)	-2	—	+2	%	

TABLE 22-5:PLL CLOCK TIMING SPECIFICATIONS (VDD = 4.2 TO 5.5V)

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.





FIGURE 22-6: CLKO AND I/O TIMING

Param. No.	Symbol	Characteristic	2	Min	Тур	Мах	Units	Conditions
10	TosH2ckL	OSC1 [↑] to CLKO↓		—	75	200	ns	(Note 1)
11	TosH2ckH	OSC1 [↑] to CLKO [↑]		—	75	200	ns	(Note 1)
12	TckR	CLKO rise time	—	35	100	ns	(Note 1)	
13	TckF	CLKO fall time	—	35	100	ns	(Note 1)	
14	TckL2ioV	CLKO↓ to Port out valid		—		0.5 Tcy + 20	ns	(Note 1)
15	TioV2ckH	Port in valid before CLKO 1		0.25 Tcy + 25		_	ns	(Note 1)
16	TckH2iol	Port in hold after CLKO \uparrow		0	_	_	ns	(Note 1)
17	TosH2ioV	OSC1↑ (Q1 cycle) to Port ou		50	150	ns		
18	TosH2iol	OSC1 [↑] (Q2 cycle) to Port	PIC18FXXX	100	_	_	ns	
18A		input invalid (I/O in hold time)	PIC18 LF XXX	200	_	—	ns	
19	TioV2osH	Port input valid to OSC1 [↑] (I/C	in setup time)	0	_	_	ns	
20	TioR	Port output rise time	PIC18FXXX		10	25	ns	
20A			PIC18LFXXX	—		60	ns	VDD = 2V
21	TioF	Port output fall time	PIC18FXXX	—	10	25	ns	
21A			PIC18 LF XXX	—		60	ns	VDD = 2V
22††	TINP	INT pin high or low time		Тсү	_	—	ns	
23††	Trbp	RB7:RB4 change INT high or low time		Тсү	_	—	ns	
24††	TRCP	RC7:RC4 change INT high o	or low time	20			ns	

TABLE 22-6:	CLKO AND I/O TIMING REQUIREMENTS
--------------------	---

these parameters are asynchronous events not related to any internal clock edges.

Note 1: Measurements are taken in RC mode, where CLKO output is 4 x Tosc.






FIGURE 22-8: BROWN-OUT RESET TIMING




TABLE 22-7:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER
AND BROWN-OUT RESET REQUIREMENTS

Param. No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	2	_	_	μs	
31	Twdt	Watchdog Timer Time-out Period (No Postscaler)	7	18	33	ms	
32	Tost	Oscillation Start-up Timer Period	1024 Tosc	_	1024 Tosc	_	Tosc = OSC1 period
33	TPWRT	Power up Timer Period	28	72	132	ms	
34	Tıoz	I/O Hi-impedance from MCLR Low or Watchdog Timer Reset	—	2	—	μs	
35	TBOR	Brown-out Reset Pulse Width	200	_	—	μs	VDD ≤ BVDD (see D005)
36	TIVRST	Time for Internal Reference Voltage to become stable	—	20	500	μs	
37	Tlvd	Low Voltage Detect Pulse Width	200		—	μs	$VDD \le VLVD$ (see D420)






TABLE 22-8: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Param No.	Symbol		Characteristic		Min	Max	Units	Conditions
40	Tt0H	T0CKI High Pu	Ise Width	No Prescaler	0.5Tcy + 20	—	ns	
				With Prescaler	10	—	ns	
41	Tt0L	T0CKI Low Pu	lse Width	No Prescaler	0.5Tcy + 20	—	ns	
				With Prescaler	10	—	ns	
42	Tt0P	T0CKI Period		No Prescaler	Tcy + 10	—	ns	
				With Prescaler	Greater of: 20 ns or <u>Tcy + 40</u> N	_	ns	N = prescale value (1, 2, 4,, 256)
45	Tt1H	T1CKI High	Synchronous, no	prescaler	0.5Tcy + 20	—	ns	
		Time	Synchronous,	PIC18FXXX	10	—	ns	
			with prescaler	PIC18LFXXX	25	—	ns	
			Asynchronous	PIC18FXXX	30	—	ns	
				PIC18LFXXX	50	—	ns	
46	Tt1L	T1CKI Low Time	Synchronous, no	prescaler	0.5TCY + 5	—	ns	
			Synchronous, with prescaler	PIC18FXXX	10	—	ns	
				PIC18LFXXX	25	—	ns	
			Asynchronous	PIC18FXXX	30	—	ns	
				PIC18LFXXX	50	—	ns	
47	Tt1P	T1CKI input period	Synchronous		Greater of: 20 ns or <u>Tcy + 40</u> N	_	ns	N = prescale value (1, 2, 4, 8)
		Asynchronous			60	-	ns	
	Ft1	T1CKI oscillate	or input frequency r	ange	DC	50	kHz	
48	Tcke2tmrl	Delay from ext increment	ernal T1CKI clock e	edge to timer	2 Tosc	7 Tosc	—	

FIGURE 22-10: CAPTURE/COMPARE/PWM TIMINGS (CCP1 AND CCP2)




TABLE 22-9: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1 AND CCP2)

Param. No.	Symbol	CI	naracteristic		Min	Мах	Units	Conditions
50	TccL	CCPx input low	No Presca	ler	0.5 TCY + 20		ns	
		time	With	PIC18FXXX	10		ns	
			Prescaler	PIC18LFXXX	20		ns	
51	1 TccH CCPx input		No Prescaler		0.5 TCY + 20		ns	
		high time	With Prescaler	PIC18FXXX	10	—	ns	
				PIC18LFXXX	20	_	ns	
52	TccP	CCPx input peri	bd		<u>3 Tcy + 40</u> N	_	ns	N = prescale value (1,4 or 16)
53	TccR	CCPx output fall	time	PIC18FXXX	_	25	ns	
		PIC18LFXXX		_	60	ns	VDD = 2V	
54	TccF	CCPx output fall time		PIC18FXXX	—	25	ns	
				PIC18 LF XXX	_	60	ns	VDD = 2V

PIC18FXX2







TABLE 22-10: PARALLEL SLAVE PORT REQUIREMENTS (PIC18F4X2)

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions
62	TdtV2wrH	Data in valid before \overline{WR}^{\uparrow} or \overline{CS}^{\uparrow} (setup time)		20 25		ns ns	Extended Temp. Range
63	TwrH2dtl	WR↑ or CS↑ to data–in invalid	PIC18FXXX	20		ns	
		(hold time)	PIC18LFXXX	35		ns	VDD = 2V
64	TrdL2dtV	$\overline{RD}\downarrow$ and $\overline{CS}\downarrow$ to data–out valid			80 90	ns ns	Extended Temp. Range
65	TrdH2dtl	\overline{RD} for \overline{CS} to data–out invalid		10	30	ns	
66	TibfINH	Inhibit of the IBF flag bit being cleared from $\overline{WR}\uparrow$ or $\overline{CS}\uparrow$		_	3 TCY		





Param. No.	Symbol	Characteristic	Characteristic		Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS}\downarrow$ to $SCK\downarrow$ or $SCK\uparrow$ input		Тсү	-	ns	
71	TscH	SCK input high time	Continuous	1.25 Tcy + 30		ns	
71A		(Slave mode)	Single Byte	40		ns	(Note 1)
72	TscL	SCK input low time	Continuous	1.25 Tcy + 30		ns	
72A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
73	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCI	Setup time of SDI data input to SCK edge				
73A	Тв2в	Last clock edge of Byte1 to the 1st cl	1.5 Tcy + 40	—	ns	(Note 2)	
74	TscH2diL, TscL2diL	Hold time of SDI data input to SCK	ld time of SDI data input to SCK edge			ns	
75	TdoR	SDO data output rise time	PIC18FXXX		25	ns	
			PIC18 LF XXX	_	60	ns	Vdd = 2V
76	TdoF	SDO data output fall time	PIC18 F XXX	_	25	ns	
			PIC18 LF XXX	_	60	ns	Vdd = 2V
78	TscR	SCK output rise time	PIC18 F XXX	_	25	ns	
		(Master mode)	PIC18 LF XXX	_	60	ns	VDD = 2V
79	TscF	SCK output fall time (Master mode)	PIC18FXXX		25	ns	
			PIC18 LF XXX		60	ns	VDD = 2V
80		SDO data output valid after SCK	PIC18 F XXX	—	50	ns	
	TscL2doV	edge	PIC18 LF XXX	_	150	ns	VDD = 2V

Note 1: Requires the use of Parameter # 73A.

2: Only if Parameter # 71A and # 72A are used.




FIGURE 22-13: EXAMPLE SPI MASTER MODE TIMING (CKE = 1)

TABLE 22-12: EXAMPLE SPI MODE REQUIREMENTS (MASTER MODE, CKE = 1)

Param. No.	Symbol	Characteristic	Characteristic		Max	Units	Conditions
71	TscH	SCK input high time	Continuous	1.25 Tcy + 30	—	ns	
71A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
72	TscL	SCK input low time	Continuous	1.25 Tcy + 30	_	ns	
72A		(Slave mode)	Single Byte	40	_	ns	(Note 1)
73	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCK	edge	100	_	ns	
73A	Тв2в	Last clock edge of Byte1 to the 1st clo	ck edge of Byte2	1.5 Tcy + 40	—	ns	(Note 2)
74	TscH2diL, TscL2diL	Hold time of SDI data input to SCK e	Id time of SDI data input to SCK edge				
75	TdoR	SDO data output rise time	PIC18FXXX	_	25	ns	
			PIC18 LF XXX	_	60	ns	VDD = 2V
76	TdoF	SDO data output fall time	PIC18 F XXX	_	25	ns	
			PIC18 LF XXX	_	60	ns	VDD = 2V
78	TscR	SCK output rise time (Master mode)	PIC18FXXX	_	25	ns	
			PIC18 LF XXX	_	60	ns	VDD = 2V
79	TscF	SCK output fall time (Master mode)	PIC18FXXX	_	25	ns	
			PIC18 LF XXX	_	60	ns	VDD = 2V
80	TscH2doV,	SDO data output valid after SCK	PIC18FXXX	_	50	ns	
	TscL2doV	edge	PIC18 LF XXX		150	ns	VDD = 2V
81	TdoV2scH, TdoV2scL	SDO data output setup to SCK edge	It setup to SCK edge		—	ns	

Note 1: Requires the use of Parameter # 73A.

2: Only if Parameter # 71A and # 72A are used.






TABLE 22-13: EXAMPLE SPI MODE REQUIREMENTS (SLAVE MODE TIMING (CKE = 0))

Param. No.	Symbol	Characteristic	Characteristic		Max	Units	Conditions
70	TssL2scH, TssL2scL	\overline{SS} to SCK or SCK input	⟨↑ input		_	ns	
71	TscH	SCK input high time (Slave mode)	Continuous	1.25 Tcy + 30	_	ns	
71A			Single Byte	40		ns	(Note 1)
72	TscL	SCK input low time (Slave mode)	Continuous	1.25 Tcy + 30	_	ns	
72A			Single Byte	40		ns	(Note 1)
73	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCK ec	lge	100		ns	
73A	Тв2в	Last clock edge of Byte1 to the first clock	edge of Byte2	1.5 Tcy + 40	_	ns	(Note 2)
74	TscH2diL, TscL2diL	Hold time of SDI data input to SCK edg	f SDI data input to SCK edge		_	ns	
75	TdoR	SDO data output rise time	PIC18FXXX	—	25	ns	
			PIC18LFXXX	—	60	ns	VDD = 2V
76	TdoF	SDO data output fall time	PIC18FXXX	—	25	ns	
			PIC18LFXXX	—	60	ns	VDD = 2V
77	TssH2doZ	SS↑ to SDO output hi-impedance	•	10	50	ns	
78	TscR	SCK output rise time (Master mode)	PIC18FXXX		25	ns	
			PIC18LFXXX	_	60	ns	VDD = 2V
79	TscF	SCK output fall time (Master mode)	PIC18FXXX	_	25	ns	
			PIC18LFXXX		60	ns	VDD = 2V
80	TscH2doV,	SDO data output valid after SCK edge	PIC18FXXX	_	50	ns	
	TscL2doV		PIC18LFXXX		150	ns	VDD = 2V
83	TscH2ssH, TscL2ssH	SS ↑ after SCK edge	K edge		_	ns	

Note 1: Requires the use of Parameter # 73A.

2: Only if Parameter # 71A and # 72A are used.





FIGURE 22-15: EXAMPLE SPI SLAVE MODE TIMING (CKE = 1)

TABLE 22-14: EXAMPLE SPI SLAVE MODE REQUIREMENTS (CKE = 1)


Param. No.	Symbol	Characteristic	Characteristic		Max	Units	Conditions
70	TssL2scH, TssL2scL	SS↓ to SCK↓ or SCK↑ input	r SCK↑ input		—	ns	
71	TscH	SCK input high time	Continuous	1.25 Tcy + 30	—	ns	
71A		(Slave mode)	Single Byte	40	—	ns	(Note 1)
72	TscL	SCK input low time	Continuous	1.25 Tcy + 30	—	ns	
72A		(Slave mode)	Single Byte	40	—	ns	(Note 1)
73A	Тв2в	Last clock edge of Byte1 to the first cloc	k edge of Byte2	1.5 Tcy + 40	-	ns	(Note 2)
74	TscH2diL, TscL2diL	Hold time of SDI data input to SCK ed	ge	100	_	ns	
75	TdoR	SDO data output rise time	PIC18FXXX	_	25	ns	
			PIC18LFXXX	_	60	ns	VDD = 2V
76	TdoF SDO data output fall time		PIC18FXXX	_	25	ns	
			PIC18LFXXX	_	60	ns	VDD = 2V
77	TssH2doZ	SS↑ to SDO output hi-impedance	•	10	50	ns	
78	TscR	SCK output rise time (Master mode)	PIC18FXXX	_	25	ns	
			PIC18LFXXX		60	ns	VDD = 2V
79	TscF	SCK output fall time (Master mode)	PIC18FXXX		25	ns	
			PIC18LFXXX	_	60	ns	VDD = 2V
80	TscH2doV,	SDO data output valid after SCK	PIC18FXXX		50	ns	
	TscL2doV	edge	PIC18LFXXX		150	ns	VDD = 2V
82	TssL2doV	SDO data output valid after $\overline{SS}\downarrow$ edge	PIC18FXXX		50	ns	
			PIC18LFXXX		150	ns	VDD = 2V
83	TscH2ssH, TscL2ssH	SS ↑ after SCK edge			—	ns	


Note 1: Requires the use of Parameter # 73A.2: Only if Parameter # 71A and # 72A are used.





Param. No.	Symbol	Characte	ristic	Min	Max	Units	Conditions
90	TSU:STA	START condition	100 kHz mode	4700	_	ns	Only relevant for Repeated
		Setup time	400 kHz mode	600	_		START condition
91	THD:STA	START condition	100 kHz mode	4000	_	ns	After this period, the first
		Hold time	400 kHz mode	600	—		clock pulse is generated
92	TSU:STO	STOP condition	100 kHz mode	4700	_	ns	
		Setup time	400 kHz mode	600	—		
93	THD:STO	STOP condition	100 kHz mode	4000	—	ns	
		Hold time	400 kHz mode	600	_		





Param. No.	Symbol	Characte	eristic	Min	Max	Units	Conditions
100	Тнідн	Clock high time	100 kHz mode	4.0	—	μs	PIC18FXXX must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	—	μs	PIC18FXXX must operate at a minimum of 10 MHz
			SSP Module	1.5 TCY	—		
101	TLOW	Clock low time	100 kHz mode	4.7	_	μs	PIC18FXXX must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3	—	μs	PIC18FXXX must operate at a minimum of 10 MHz
			SSP Module	1.5 TCY	—		
102	TR	SDA and SCL rise	100 kHz mode	_	1000	ns	
		time	400 kHz mode	20 + 0.1 Св	300	ns	CB is specified to be from 10 to 400 pF
103	TF	SDA and SCL fall	100 kHz mode	—	1000	ns	$VDD \ge 4.2V$
		time	400 kHz mode	20 + 0.1 Св	300	ns	$VDD \ge 4.2V$
90	TSU:STA	START condition	100 kHz mode	4.7	—	μs	Only relevant for Repeated
		setup time	400 kHz mode	0.6	—	μs	START condition
91	THD:STA	START condition hold	100 kHz mode	4.0	—	μs	After this period, the first clock
		time	400 kHz mode	0.6	—	μs	pulse is generated
106	THD:DAT	Data input hold time	100 kHz mode	0	—	ns	
			400 kHz mode	0	0.9	μs	
107	TSU:DAT	Data input setup time	100 kHz mode	250	—	ns	(Note 2)
			400 kHz mode	100	—	ns	
92	TSU:STO	STOP condition	100 kHz mode	4.7	—	μs	
		setup time	400 kHz mode	0.6	—	μs	
109	ΤΑΑ	Output valid from	100 kHz mode	_	3500	ns	(Note 1)
		clock	400 kHz mode	—	—	ns	
110	TBUF	Bus free time	100 kHz mode	4.7	_	μs	Time the bus must be free
			400 kHz mode	1.3	_	μs	before a new transmission can start
D102	Св	Bus capacitive loading		—	400	pF	

TABLE 22-16: I²C BUS DATA REQUIREMENTS (SLAVE MODE)

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

2: A Fast mode I²C bus device can be used in a Standard mode I²C bus system, but the requirement TSU:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line. TR max. + TSU:DAT = 1000 + 250 = 1250 ns (according to the Standard mode I²C bus specification) before the SCL line is released.





FIGURE 22-18: MASTER SSP I²C BUS START/STOP BITS TIMING WAVEFORMS

TABLE 22-17:	MASTER SSP I ² C BUS START/STOP BITS REQUIREMENTS
--------------	--

Param. No.	Symbol	Characte	eristic	Min	Max	Units	Conditions
90	TSU:STA	START condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	Only relevant for
		Setup time	400 kHz mode	2(Tosc)(BRG + 1)	_		Repeated START
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_		condition
91	THD:STA	START condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	After this period, the
		Hold time	400 kHz mode	2(Tosc)(BRG + 1)	_		first clock pulse is
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_		generated
92	Tsu:sto	STOP condition	100 kHz mode	2(Tosc)(BRG + 1)	_	ns	
		Setup time	400 kHz mode	2(Tosc)(BRG + 1)	_		
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_		
93	THD:STO	STOP condition	100 kHz mode	2(Tosc)(BRG + 1)		ns	
		Hold time	400 kHz mode	2(Tosc)(BRG + 1)	_	1	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_		

Note 1: Maximum pin capacitance = 10 pF for all I^2C pins.

FIGURE 22-19: MASTER SSP I²C BUS DATA TIMING



Param. No.	Symbol	Charac	teristic	Min	Max	Units	Conditions
100	Тнідн	Clock high time	100 kHz mode	2(Tosc)(BRG + 1)	—	ms	
			400 kHz mode	2(Tosc)(BRG + 1)	—	ms	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	—	ms	
101	TLOW	Clock low time	100 kHz mode	2(Tosc)(BRG + 1)	—	ms	
			400 kHz mode	2(Tosc)(BRG + 1)	_	ms	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	_	ms	
102	TR	SDA and SCL	100 kHz mode	_	1000	ns	CB is specified to be from
		rise time	400 kHz mode	20 + 0.1 Св	300	ns	10 to 400 pF
			1 MHz mode ⁽¹⁾	_	300	ns	
103	TF	SDA and SCL	100 kHz mode	_	1000	ns	$VDD \ge 4.2V$
		fall time	400 kHz mode	20 + 0.1 Св	300	ns	$VDD \ge 4.2V$
90	TSU:STA	START condition	100 kHz mode	2(Tosc)(BRG + 1)	—	ms	Only relevant for
		setup time	400 kHz mode	2(Tosc)(BRG + 1)	—	ms	Repeated START
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)		ms	condition
91	THD:STA	START condition	100 kHz mode	2(Tosc)(BRG + 1)	—	ms	After this period, the first
		hold time	400 kHz mode	2(Tosc)(BRG + 1)	—	ms	clock pulse is generated
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	—	ms	
106	THD:DAT	Data input	100 kHz mode	0	—	ns	
		hold time	400 kHz mode	0	0.9	ms	
107	TSU:DAT	Data input	100 kHz mode	250	—	ns	(Note 2)
		setup time	400 kHz mode	100	—	ns	
92	Tsu:sto	STOP condition	100 kHz mode	2(Tosc)(BRG + 1)	—	ms	
		setup time	400 kHz mode	2(Tosc)(BRG + 1)	—	ms	
			1 MHz mode ⁽¹⁾	2(Tosc)(BRG + 1)	—	ms	
109	ΤΑΑ	Output valid from	100 kHz mode	—	3500	ns	
		clock	400 kHz mode	—	1000	ns	
			1 MHz mode ⁽¹⁾			ns	
110	TBUF	Bus free time	100 kHz mode	4.7	—	ms	Time the bus must be free
			400 kHz mode	1.3	—	ms	before a new transmission can start
D102	Св	Bus capacitive loa	ading	—	400	pF	

TABLE 22-18: MASTER SSP FC BUS DATA REQUIREMENTS	TABLE 22-18:	MASTER SSP I ² C BUS DATA REQUIREMENTS
--	--------------	---

Note 1: Maximum pin capacitance = 10 pF for all I²C pins.

2: A Fast mode I²C bus device can be used in a Standard mode I²C bus system, but parameter #107 ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line, parameter #102 + parameter #107 = 1000 + 250 = 1250 ns (for 100 kHz mode) before the SCL line is released.






TABLE 22-19: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param. No.	Symbol	Characteristic		Min	Max	Units	Conditions
120	TckH2dtV	SYNC XMIT (MASTER & SLAVE)					
		Clock high to data out valid	PIC18FXXX	—	50	ns	
			PIC18LFXXX	_	150	ns	VDD = 2V
121 Tckr	Tckr	(Mester mede)	PIC18FXXX		25	ns	
			PIC18LFXXX	_	60	ns	VDD = 2V
122	Tdtr	Data out rise time and fall time	PIC18FXXX	_	25	ns	
			PIC18LFXXX	_	60	ns	VDD = 2V

FIGURE 22-21: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 22-20: USART SYNCHRONOUS RECEIVE REQUIREMENTS

Param. No.	Symbol	Characteristic		Min	Мах	Units	Conditions
125	TdtV2ckl	$\frac{\text{SYNC RCV (MASTER \& SLAVE)}}{\text{Data hold before CK } (\text{DT hold time})}$		10		ns	
126	TckL2dtl	Data hold after CK \downarrow (DT hold time)	PIC18FXXX	15		ns	
			PIC18LFXXX	20	_	ns	VDD = 2V

TABLE 22-21: A/D CONVERTER CHARACTERISTICS: PIC18FXX2 (INDUSTRIAL, EXTENDED) PIC18LFXX2 (INDUSTRIAL)

Param No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions
A01	Nr	Resolution	—	—	10	bit	
A03	E⊫	Integral linearity error	—	—	<±1	LSb	Vref = Vdd = 5.0V
A04	Edl	Differential linearity error	—	—	<±1	LSb	Vref = Vdd = 5.0V
A05	Eg	Gain error	—	—	<±1	LSb	Vref = Vdd = 5.0V
A06	EOFF	Offset error	—	_	<±1.5	LSb	Vref = Vdd = 5.0V
A10	_	Monotonicity	guaranteed ⁽²⁾			_	$VSS \le VAIN \le VREF$
A20 A20A	Vref	Reference Voltage (VREFH – VREFL)	1.8V 3V	_		V V	VDD < 3.0V VDD ≥ 3.0V
A21	Vrefh	Reference voltage High	AVss	_	AVDD + 0.3V	V	
A22	Vrefl	Reference voltage Low	AVss-0.3V	_	Vrefh	V	
A25	VAIN	Analog input voltage	AVss-0.3V	_	AVDD + 0.3V	V	VDD ≥ 2.5V (Note 3)
A30	Zain	Recommended impedance of analog voltage source	—	_	2.5	kΩ	(Note 4)
A50	Iref	VREF input current (Note 1)	—	_	5 150	μΑ μΑ	During VAIN acquisition During A/D conversion cycle

Note 1: Vss \leq VAIN \leq VREF

2: The A/D conversion result never decreases with an increase in the Input Voltage, and has no missing codes.

3: For VDD < 2.5V, VAIN should be limited to < .5 VDD.

4: Maximum allowed impedance for analog voltage source is 10 kΩ. This requires higher acquisition times.




FIGURE 22-22: A/D CONVERSION TIMING

TABLE 22-22: A/D CONVERSION REQUIREMENTS

Param No.	Symbol	Charac	Min	Max	Units	Conditions	
130	TAD	A/D clock period	PIC18FXXX	1.6	20 ⁽⁴⁾	μs	Tosc based
			PIC18FXXX	2.0	6.0	μs	A/D RC mode
131	TCNV	Conversion time (not including acquisi	Conversion time (not including acquisition time) (Note 1)			Tad	
132	TACQ	Acquisition time (Note 2)		5 10		μs μs	VREF = VDD = 5.0V VREF = VDD = 2.5V
135	Tswc	Switching Time from	$convert \rightarrow sample$	_	(Note 3)		

Note 1: ADRES register may be read on the following TCY cycle.

2: The time for the holding capacitor to acquire the "New" input voltage, when the new input value has not changed by more than 1 LSB from the last sampled voltage. The source impedance (*Rs*) on the input channels is 50Ω . See Section 17.0 for more information on acquisition time consideration.

3: On the next Q4 cycle of the device clock.


4: The time of the A/D clock period is dependent on the device frequency and the TAD clock divider.

23.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES


Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.

"Typical" represents the mean of the distribution at 25°C. "Maximum" or "minimum" represents (mean + 3σ) or (mean - 3σ) respectively, where σ is a standard deviation, over the whole temperature range.














FIGURE 23-3: TYPICAL IDD vs. Fosc OVER VDD (HS/PLL MODE)










FIGURE 23-5: TYPICAL IDD vs. Fosc OVER VDD (XT MODE)









FIGURE 23-7: TYPICAL IDD vs. Fosc OVER VDD (LP MODE)









FIGURE 23-9: TYPICAL IDD vs. Fosc OVER VDD (EC MODE)





© 2002 Microchip Technology Inc.

FIGURE 23-11: TYPICAL AND MAXIMUM IDD vs. VDD (TIMER1 AS MAIN OSCILLATOR, 32.768 kHz, C1 AND C2 = 47 pF)







FIGURE 23-12: AVERAGE FOSC vs. VDD FOR VARIOUS VALUES OF R (RC MODE, C = 20 pF, +25°C)




DS39564B-page 294





AVERAGE FOSC vs. VDD FOR VARIOUS VALUES OF R FIGURE 23-13:





© 2002 Microchip Technology Inc.










FIGURE 23-17: TYPICAL AND MAXIMUM \triangle ITMR1 vs. VDD OVER TEMPERATURE (-10°C TO +70°C, TIMER1 WITH OSCILLATOR, XTAL = 32 kHz, C1 AND C2 = 47 pF)





FIGURE 23-18: TYPICAL AND MAXIMUM AlwdT vs. Vdd OVER TEMPERATURE (WDT ENABLED)



© 2002 Microchip Technology Inc.





FIGURE 23-19: TYPICAL, MINIMUM AND MAXIMUM WDT PERIOD vs. VDD (-40°C TO +125°C)










FIGURE 23-21: TYPICAL, MINIMUM AND MAXIMUM VOH vs. IOH (VDD = 5V, -40°C TO +125°C)






© 2002 Microchip Technology Inc.













FIGURE 23-25: MINIMUM AND MAXIMUM VIN vs. VDD (ST INPUT, -40°C TO +125°C)












FIGURE 23-28: A/D NON-LINEARITY vs. VREFH (VDD = VREFH, -40°C TO +125°C)






NOTES:

24.0 PACKAGING INFORMATION

24.1 Package Marking Information

28-Lead PDIP (Skinny DIP)





28-Lead SOIC



Example
PIC18F242-E/SO
O 210017

Legend	I: XXX Y YY WW NNN	Customer specific information* Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code
Note:	be carried	nt the full Microchip part number cannot be marked on one line, it will over to the next line thus limiting the number of available characters her specific information.

* Standard PICmicro device marking consists of Microchip part number, year code, week code, and traceability code. For PICmicro device marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

Package Marking Information (Cont'd)

40-Lead PDIP



Example




44-Lead TQFP




Example



44-Lead PLCC




Example



24.2 **Package Details**

The following sections give the technical details of the packages.

28-Lead Skinny Plastic Dual In-line (SP) – 300 mil (PDIP)



	Units	INCHES*			MILLIMETERS		
Dimens	ion Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		28			28	
Pitch	р		.100			2.54	
Top to Seating Plane	Α	.140	.150	.160	3.56	3.81	4.06
Molded Package Thickness	A2	.125	.130	.135	3.18	3.30	3.43
Base to Seating Plane	A1	.015			0.38		
Shoulder to Shoulder Width	E	.300	.310	.325	7.62	7.87	8.26
Molded Package Width	E1	.275	.285	.295	6.99	7.24	7.49
Overall Length	D	1.345	1.365	1.385	34.16	34.67	35.18
Tip to Seating Plane	L	.125	.130	.135	3.18	3.30	3.43
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38
Upper Lead Width	B1	.040	.053	.065	1.02	1.33	1.65
Lower Lead Width	В	.016	.019	.022	0.41	0.48	0.56
Overall Row Spacing	§ eB	.320	.350	.430	8.13	8.89	10.92
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

* Controlling Parameter § Significant Characteristic


Dimension D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed

.010" (0.254mm) per side. JEDEC Equivalent: MO-095

Drawing No. C04-070

Notes:

28-Lead Plastic Small Outline (SO) – Wide, 300 mil (SOIC)



	Units	INCHES*			MILLIMETERS		
Dimensio	n Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		28			28	
Pitch	р		.050			1.27	
Overall Height	Α	.093	.099	.104	2.36	2.50	2.64
Molded Package Thickness	A2	.088	.091	.094	2.24	2.31	2.39
Standoff §	A1	.004	.008	.012	0.10	0.20	0.30
Overall Width	E	.394	.407	.420	10.01	10.34	10.67
Molded Package Width	E1	.288	.295	.299	7.32	7.49	7.59
Overall Length	D	.695	.704	.712	17.65	17.87	18.08
Chamfer Distance	h	.010	.020	.029	0.25	0.50	0.74
Foot Length	L	.016	.033	.050	0.41	0.84	1.27
Foot Angle Top	¢	0	4	8	0	4	8
Lead Thickness	С	.009	.011	.013	0.23	0.28	0.33
Lead Width	В	.014	.017	.020	0.36	0.42	0.51
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15


* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MS-013 Drawing No. C04-052

40-Lead Plastic Dual In-line (P) – 600 mil (PDIP)



	Units		INCHES*			MILLIMETERS		
Dimens	sion Limits	MIN	NOM	MAX	MIN	NOM	MAX	
Number of Pins	n		40			40		
Pitch	р		.100			2.54		
Top to Seating Plane	А	.160	.175	.190	4.06	4.45	4.83	
Molded Package Thickness	A2	.140	.150	.160	3.56	3.81	4.06	
Base to Seating Plane	A1	.015			0.38			
Shoulder to Shoulder Width	E	.595	.600	.625	15.11	15.24	15.88	
Molded Package Width	E1	.530	.545	.560	13.46	13.84	14.22	
Overall Length	D	2.045	2.058	2.065	51.94	52.26	52.45	
Tip to Seating Plane	L	.120	.130	.135	3.05	3.30	3.43	
Lead Thickness	С	.008	.012	.015	0.20	0.29	0.38	
Upper Lead Width	B1	.030	.050	.070	0.76	1.27	1.78	
Lower Lead Width	В	.014	.018	.022	0.36	0.46	0.56	
Overall Row Spacing §	eB	.620	.650	.680	15.75	16.51	17.27	
Mold Draft Angle Top	α	5	10	15	5	10	15	
Mold Draft Angle Bottom	β	5	10	15	5	10	15	
* Osatuslija a Denematan								


* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MO-011

Drawing No. C04-016

44-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 1.0/0.10 mm Lead Form (TQFP)




	Units	INCHES			MILLIMETERS*		
Dimensio	on Limits	MIN	NOM	MAX	MIN	NOM	MAX
Number of Pins	n		44	-		44	
Pitch	р		.031			0.80	
Pins per Side	n1		11			11	
Overall Height	Α	.039	.043	.047	1.00	1.10	1.20
Molded Package Thickness	A2	.037	.039	.041	0.95	1.00	1.05
Standoff §	A1	.002	.004	.006	0.05	0.10	0.15
Foot Length	L	.018	.024	.030	0.45	0.60	0.75
Footprint (Reference)	(F)		.039		1.00		
Foot Angle	φ	0	3.5	7	0	3.5	7
Overall Width	Е	.463	.472	.482	11.75	12.00	12.25
Overall Length	D	.463	.472	.482	11.75	12.00	12.25
Molded Package Width	E1	.390	.394	.398	9.90	10.00	10.10
Molded Package Length	D1	.390	.394	.398	9.90	10.00	10.10
Lead Thickness	С	.004	.006	.008	0.09	0.15	0.20
Lead Width	В	.012	.015	.017	0.30	0.38	0.44
Pin 1 Corner Chamfer	СН	.025	.035	.045	0.64	0.89	1.14
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15

* Controlling Parameter § Significant Characteristic

Notes:

Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side. JEDEC Equivalent: MS-026 Drawing No. C04-076


44-Lead Plastic Leaded Chip Carrier (L) – Square (PLCC)



Units

n

Dimension Limits



Pitch	р		.050			1.27	
Pins per Side	n1		11			11	
Overall Height	Α	.165	.173	.180	4.19	4.39	4.57
Molded Package Thickness	A2	.145	.153	.160	3.68	3.87	4.06
Standoff §	A1	.020	.028	.035	0.51	0.71	0.89
Side 1 Chamfer Height	A3	.024	.029	.034	0.61	0.74	0.86
Corner Chamfer 1	CH1	.040	.045	.050	1.02	1.14	1.27
Corner Chamfer (others)	CH2	.000	.005	.010	0.00	0.13	0.25
Overall Width	E	.685	.690	.695	17.40	17.53	17.65
Overall Length	D	.685	.690	.695	17.40	17.53	17.65
Molded Package Width	E1	.650	.653	.656	16.51	16.59	16.66
Molded Package Length	D1	.650	.653	.656	16.51	16.59	16.66
Footprint Width	E2	.590	.620	.630	14.99	15.75	16.00
Footprint Length	D2	.590	.620	.630	14.99	15.75	16.00
Lead Thickness	С	.008	.011	.013	0.20	0.27	0.33
Upper Lead Width	B1	.026	.029	.032	0.66	0.74	0.81
Lower Lead Width	В	.013	.020	.021	0.33	0.51	0.53
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10

* Controlling Parameter § Significant Characteristic

Notes:

Number of Pins

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" (0.254mm) per side.

JEDEC Equivalent: MO-047

Drawing No. C04-048

NOTES:

APPENDIX A: REVISION HISTORY

Revision A (June 2001)

Original data sheet for the PIC18FXX2 family.

Revision B (August 2002)

This revision includes the DC and AC Characteristics Graphs and Tables. The Electrical Specifications in Section 22.0 have been updated and there have been minor corrections to the data sheet text.

APPENDIX B: DEVICE DIFFERENCES

The differences between the devices listed in this data sheet are shown in Table B-1.

Feature	PIC18F242	PIC18F252	PIC18F442	PIC18F452
Program Memory (Kbytes)	16	32	16	32
Data Memory (Bytes)	768	1536	768	1536
A/D Channels	5	5	8	8
Parallel Slave Port (PSP)	No	No	Yes	Yes
Package Types	28-pin DIP 28-pin SOIC	28-pin DIP 28-pin SOIC	40-pin DIP 44-pin PLCC 44-pin TQFP	40-pin DIP 44-pin PLCC 44-pin TQFP

TABLE B-1: DEVICE DIFFERENCES

APPENDIX C: CONVERSION CONSIDERATIONS

This appendix discusses the considerations for converting from previous versions of a device to the ones listed in this data sheet. Typically, these changes are due to the differences in the process technology used. An example of this type of conversion is from a PIC16C74A to a PIC16C74B.

Not Applicable

APPENDIX D: MIGRATION FROM BASELINE TO ENHANCED DEVICES

This section discusses how to migrate from a Baseline device (i.e., PIC16C5X) to an Enhanced MCU device (i.e., PIC18FXXX).

The following are the list of modifications over the PIC16C5X microcontroller family:

Not Currently Available

APPENDIX E: MIGRATION FROM MID-RANGE TO ENHANCED DEVICES

A detailed discussion of the differences between the mid-range MCU devices (i.e., PIC16CXXX) and the enhanced devices (i.e., PIC18FXXX) is provided in AN716, "Migrating Designs from PIC16C74A/74B to PIC18F442". The changes discussed, while device specific, are generally applicable to all mid-range to enhanced device migrations.

This Application Note is available as Literature Number DS00716.

APPENDIX F: MIGRATION FROM HIGH-END TO ENHANCED DEVICES

A detailed discussion of the migration pathway and differences between the high-end MCU devices (i.e., PIC17CXXX) and the enhanced devices (i.e., PIC18FXXX) is provided in AN726, "PIC17CXXX to PIC18FXXX Migration". This Application Note is available as Literature Number DS00726.

NOTES:

INDEX

Α

A/D	
A/D Converter Flag (ADIF Bit)	183
A/D Converter Interrupt, Configuring	184
Acquisition Requirements	
ADCON0 Register	
ADCON1 Register	
ADRESH Register	
ADRESH/ADRESL Registers	
-	
ADRESL Register	
Analog Port Pins9	
Analog Port Pins, Configuring	
Associated Registers	188
Configuring the Module	184
Conversion Clock (TAD)	186
Conversion Status (GO/DONE Bit)	183
Conversions	
Converter Characteristics	
Equations	201
Acquisition Time	105
Minimum Charging Time	185
Examples	
Calculating the Minimum Required	
Acquisition Time	185
Result Registers	187
Special Event Trigger (CCP) 12	0, 188
TAD vs. Device Operating Frequencies	
Use of the CCP2 Trigger	
Absolute Maximum Ratings	
AC (Timing) Characteristics	
AC (Timing) Characteristics	209
Lood Conditions for Device Timing	
Load Conditions for Device Timing	
Specifications	
Specifications Parameter Symbology	269
Specifications Parameter Symbology Temperature and Voltage Specifications - AC	269 270
Specifications Parameter Symbology	269 270
Specifications Parameter Symbology Temperature and Voltage Specifications - AC	269 270 270
Specifications Parameter Symbology Temperature and Voltage Specifications - AC Timing Conditions ACKSTAT Status Flag	269 270 270 155
Specifications Parameter Symbology Temperature and Voltage Specifications - AC Timing Conditions ACKSTAT Status Flag ADCON0 Register	269 270 270 155 181
Specifications Parameter Symbology Temperature and Voltage Specifications - AC Timing Conditions ACKSTAT Status Flag ADCON0 Register GO/DONE Bit	269 270 270 155 181 183
Specifications Parameter Symbology Temperature and Voltage Specifications - AC Timing Conditions ACKSTAT Status Flag ADCON0 Register GO/DONE Bit ADCON1 Register	269 270 270 155 181 183 181
Specifications Parameter Symbology Temperature and Voltage Specifications - AC Timing Conditions ACKSTAT Status Flag ADCON0 Register GO/DONE Bit ADCON1 Register ADDLW	269 270 155 181 183 181 217
Specifications Parameter Symbology Temperature and Voltage Specifications - AC Timing Conditions ACKSTAT Status Flag ADCON0 Register GO/DONE Bit ADCON1 Register ADDLW ADDWF	269 270 155 181 183 181 217 217
Specifications Parameter Symbology Temperature and Voltage Specifications - AC Timing Conditions ACKSTAT Status Flag ADCON0 Register GO/DONE Bit ADCON1 Register ADDLW ADDWF ADDWF	269 270 155 181 183 181 217 217 218
Specifications Parameter Symbology Temperature and Voltage Specifications - AC Timing Conditions ACKSTAT Status Flag ADCON0 Register GO/DONE Bit ADCON1 Register ADDLW ADDLW ADDWF ADDWF ADRESH Register	269 270 155 181 183 181 217 217 218 181
Specifications Parameter Symbology Temperature and Voltage Specifications - AC Timing Conditions ACKSTAT Status Flag ADCON0 Register GO/DONE Bit ADCON1 Register ADDLW ADDLW ADDWF ADRESH Register ADRESH Register ADRESH/ADRESL Registers	269 270 155 181 183 181 217 217 218 181 183
Specifications Parameter Symbology Temperature and Voltage Specifications - AC Timing Conditions ACKSTAT Status Flag ADCON0 Register GO/DONE Bit ADCON1 Register ADDLW ADDLW ADDWF ADRESH Register ADRESH Register ADRESH Register ADRESH Register ADRESL Register	269 270 155 181 183 181 217 217 218 181 183
Specifications Parameter Symbology Temperature and Voltage Specifications - AC Timing Conditions ACKSTAT Status Flag ADCON0 Register GO/DONE Bit ADCON1 Register ADDLW ADDLW ADDWF ADRESH Register ADRESH Register ADRESH/ADRESL Registers	269 270 155 181 183 181 217 217 218 181 183
Specifications Parameter Symbology Temperature and Voltage Specifications - AC Timing Conditions ACKSTAT Status Flag ADCON0 Register GO/DONE Bit ADCON1 Register ADDLW ADDLW ADDWF ADRESH Register ADRESH Register ADRESH Register ADRESH Register ADRESL Register	269 270 155 181 183 181 217 217 218 181 183 181
Specifications Parameter Symbology Temperature and Voltage Specifications - AC Timing Conditions ACKSTAT Status Flag ADCON0 Register GO/DONE Bit ADCON1 Register ADDLW ADDLW ADDWF ADDWF C ADRESH Register ADRESH Register ADRESH Register ADRESL Register Analog-to-Digital Converter. See A/D	269 270 270 155 181 183 181 217 217 218 183 183 181
Specifications Parameter Symbology Temperature and Voltage Specifications - AC Timing Conditions ACKSTAT Status Flag ADCON0 Register GO/DONE Bit ADCON1 Register ADDLW ADDWF ADDWF ADRESH Register ADRESH Register ADRESH/ADRESL Registers ADRESL Register Analog-to-Digital Converter. See A/D ANDLW	269 270 270 155 181 183 181 217 217 218 183 183 181
Specifications	269 270 270 155 181 183 181 217 217 218 181 183 181 218 219
Specifications	269 270 270 155 181 183 181 217 217 218 181 183 181 218 219
Specifications	269 270 270 155 181 183 181 217 217 218 181 183 181 218 219
Specifications	269 270 270 155 181 183 181 217 217 218 181 183 181 218 218 219
Specifications	269 270 270 155 181 183 181 217 217 218 181 183 181 218 219 253
Specifications	269 270 270 155 181 183 181 217 217 218 181 218 218 219 253 151 219
Specifications	269 270 270 155 181 183 181 217 217 218 218 181 218 219 253 151 219 220

Block Diagrams	
A/D Converter 1	83
Analog Input Model 1	84
Baud Rate Generator 1	
Capture Mode Operation1	
Compare Mode Operation1	
Low Voltage Detect	20
External Reference Source 1	an
Internal Reference Source	
MSSP	90
	04
I ² C Mode	
MSSP (SPI Mode) 1	
On-Chip Reset Circuit	
Parallel Slave Port (PORTD and PORTE) 1	
PIC18F2X2	
PIC18F4X2	9
PLL	19
PORTC (Peripheral Output Override)	93
PORTD (I/O Mode)	95
PORTE (I/O Mode)	
PWM Operation (Simplified)1	
RA3:RA0 and RA5 Port Pins	
RA4/T0CKI Pin	
RA6 Pin	
RB2:RB0 Port Pins	
RB3 Pin	
RB7:RB4 Port Pins	-
Table Read Operation	
Table Write Operation	
Table Writes to FLASH Program Memory	
Timer0 in 16-bit Mode 1	
Timer0 in 8-bit Mode1	
	-
Timer11	
Timer1 (16-bit R/W Mode)1	
Timer2	
Timer3	
Timer3 (16-bit R/W Mode) 1	14
USART	
Asynchronous Receive 1	
Asynchronous Transmit 1	
Watchdog Timer 2	
BN	20
BNC	21
BNN	21
BNOV	222
BNZ	222
BOR. See Brown-out Reset	
BOV	225
BRA	223
BRG. See Baud Rate Generator	
Brown-out Reset (BOR)	26
BSF	
BTFSC	
BTFSS	
BTG	
Bus Collision During a STOP Condition 1	
BZ	

С

CALL	226
Capture (CCP Module)	
Associated Registers	
CCP Pin Configuration	
CCPR1H:CCPR1L Registers	
Software Interrupt	
Timer1/Timer3 Mode Selection	110
Capture/Compare/PWM (CCP)	
Capture Mode. See Capture	
CCP1	110
CCPR1H Register	
0	
CCPR1L Register	
CCP2	
CCPR2H Register	
CCPR2L Register	118
Compare Mode. See Compare	
Interaction of Two CCP Modules	118
PWM Mode. See PWM	
Timer Resources	
Clocking Scheme/Instruction Cycle	
CLRF	227
CLRWDT	227
Code Examples	
16 x 16 Signed Multiply Routine	
16 x 16 Unsigned Multiply Routine	72
8 x 8 Signed Multiply Routine	
8 x 8 Unsigned Multiply Routine	71
Changing Between Capture Prescalers	119
Data EEPROM Read	67
Data EEPROM Refresh Routine	
Data EEPROM Write	67
Erasing a FLASH Program Memory Row	
Fast Register Stack	
How to Clear RAM (Bank1) Using	
Indirect Addressing	
Initializing PORTA	
Initializing PORTB	
Initializing PORTC	
Initializing PORTD	
Initializing PORTE	
Loading the SSPBUF (SSPSR) Register	
Reading a FLASH Program Memory Word	
Saving STATUS, WREG and BSR	
Registers in RAM	85
Writing to FLASH Program Memory	
Code Protection	
COMF	
Compare (CCP Module)	
Associated Registers	
CCP Pin Configuration	
CCPR1 Register	
Software Interrupt	
Special Event Trigger109, 115,	
Timer1/Timer3 Mode Selection	
Configuration Bits	
Context Saving During Interrupts	
Conversion Considerations	
CPFSEQ	228
CPFSGT	
CPFSLT	229

D

Data EEPROM Memory	
Associated Registers	69
EEADR Register	65
EECON1 Register	65
EECON2 Register	65
Operation During Code Protect	68
Protection Against Spurious Write	68
Reading	67
Using	68
Write Verify	68
Writing	67
Data Memory	
General Purpose Registers	
Map for PIC18F242/442	43
Map for PIC18F252/452	44
Special Function Registers	42
DAW	230
DC and AC Characteristics	
Graphs and Tables	289
DC Characteristics	- ,
DCFSNZ	231
DECF	230
DECFSZ	231
Development Support	253
Device Differences	
Device Overview	7
Features	7
Direct Addressing	51
Example	49

-

Е

Electrical Characteristics	259
Errata	5

F

Firmware Instructions	211
FLASH Program Memory	
Associated Registers	
Control Registers	
Erase Sequence	
Erasing	60
Operation During Code Protect	
Reading	
TABLAT Register	
Table Pointer	58
Boundaries Based on Operation	
Table Pointer Boundaries	58
Table Reads and Table Writes	55
Block Diagrams	
Reads from FLASH Program Memory	59
Writing to	61
Protection Against Spurious Writes	63
Unexpected Termination	63
Write Verify	63
G	

G

General Call Address Support	
GOTO	

I

1
I/O Ports
I ² C (MSSP Module)
ACK Pulse
Read/Write Bit Information (R/W Bit)139
I ² C (SSP Module)
ACK Pulse
I ² C Master Mode Reception
I ² C Mode
Clock Stretching144
I ² C Mode (MSSP Module)
Registers134
I ² C Module
ACK Pulse138, 139
Acknowledge Sequence Timing158
Baud Rate Generator151
Bus Collision
Repeated START Condition
START Condition160
Clock Arbitration152
Effect of a RESET 159
General Call Address Support148
Master Mode
Operation150
Repeated START Condition Timing
Master Mode START Condition
Master Mode Transmission155
Multi-Master Communication, Bus Collision
and Arbitration159
Multi-Master Mode159
Operation138
Read/Write Bit Information (R/W Bit) 138, 139
Serial Clock (RC3/SCK/SCL)
Slave Mode138
Addressing138
Reception
Transmission
Slave Mode Timing (10-bit Reception,
SEN = 0)142
Slave Mode Timing (10-bit Reception,
SEN = 1)
Slave Mode Timing (10-bit Transmission)
Slave Mode Timing (7-bit Reception,
SEN = 0)
Slave Mode Timing (7-bit Reception,
SEN = 1)
Slave Mode Timing (7-bit Transmission)
SLEEP Operation159
STOP Condition Timing158
ICEPIC In-Circuit Emulator
ID Locations
INCF
INCFSZ
In-Circuit Debugger
In-Circuit Serial Programming (ICSP) 195, 210
Indirect Addressing
INDE and ESD Desisters
INDF and FSR Registers
Indirect Addressing Operation51
Indirect File Operand 42
INFSNZ
Instruction Cycle
Instruction Flow/Pipelining
Instruction Flow/FlpenIIIIIg
Instruction Format

Instr	ruction Set	211
	ADDLW	
	ADDWF	217
	ADDWFC	218
	ANDLW	218
	ANDWF	
	BC	219
	BCF	220
	BN	-
	BNC	221
	BNN	221
	BNOV	222
	BNZ	
	BOV	225
	BRA	223
	 BSF	-
	-	-
	BTFSC	224
	BTFSS	224
	BTG	225
	-	-
	BZ	226
	CALL	226
	CLRF	227
	CLRWDT	
	COMF	228
	CPFSEQ	228
	CPFSGT	-
	CPFSLT	229
	DAW	230
	DCFSNZ	231
	DECF	230
	DECFSZ	231
	GOTO	232
	INCF	
	INCFSZ	233
	INFSNZ	233
	-	
	IORLW	
	IORWF	234
	LFSR	235
	MOVF	
	MOVFF	236
	MOVLB	236
	MOVLW	237
	MOVWF	237
	MULLW	238
	MULWF	238
	NEGF	
	NOP	239
	POP	240
	PUSH	
		-
	RCALL	241
	RESET	241
	RETFIE	242
	RETLW	242
	RETURN	243
	RLCF	243
		-
	RLNCF	
	RRCF	244
	RRNCF	245
	SETF	-
	SLEEP	246
	SUBFWB	246
	SUBLW	-
	SUBWF	
	SUBWFB	248
	SWAPF	248

TBLRD	249
TBLWT	250
TSTFSZ	251
XORLW	251
XORWF	252
Summary Table	
Instructions in Program Memory	
Two-Word Instructions	
INT Interrupt (RB0/INT). See Interrupt Sources	
INTCON Register	
RBIF Bit	90
INTCON Registers	
Inter-Integrated Circuit. See I ² C	
Interrupt Sources	105
A/D Conversion Complete	
Capture Complete (CCP)	
Compare Complete (CCP)	
INTO	
Interrupt-on-Change (RB7:RB4)	
PORTB, Interrupt-on-Change	
RB0/INT Pin, External	
TMR0	
TMR0 Overflow	
TMR1 Overflow	- ,
TMR2 to PR2 Match	
TMR2 to PR2 Match (PWM)1	
TMR3 Overflow1	
USART Receive/Transmit Complete	
Interrupts	
Logic	74
Interrupts, Enable Bits	
CCP1 Enable (CCP1IE Bit)	119
Interrupts, Flag Bits	
A/D Converter Flag (ADIF Bit)	
CCP1 Flag (CCP1IF Bit)	
CCP1IF Flag (CCP1IF Bit)	120
Interrupt-on-Change (RB7:RB4) Flag	
(RBIF Bit)	90
IORLW	234
IORWF	234
IPR Registers	82–83
K	

Κ

KEELOQ Evaluation and Programming Tools	256
---	-----

L

LFSR	
Lookup Tables	
Computed GOTO	41
Table Reads, Table Writes	41
Low Voltage Detect	
Converter Characteristics	
Effects of a RESET	193
Operation	192
Current Consumption	193
During SLEEP	193
Reference Voltage Set Point	
Typical Application	
LVD. See Low Voltage Detect	

Μ

Master SSP (MSSP) Module Overview 125
Master Synchronous Serial Port (MSSP). See MSSP.
Master Synchronous Serial Port. See MSSP
Memory Organization
Data Memory
Program Memory
Memory Programming Requirements
Migration from Baseline to Enhanced Devices
Migration from High-End to Enhanced Devices
Migration from Mid-Range to Enhanced Devices
MOVF
MOVFF
MOVLB
MOVLW
MOVWF
MPLAB C17 and MPLAB C18 C Compilers 253
MPLAB ICD In-Circuit Debugger
MPLAB ICE High Performance Universal In-Circuit
Emulator with MPLAB IDE
MPLAB Integrated Development
Environment Software
MPLINK Object Linker/MPLIB Object Librarian
MSSP
Control Registers (general) 125
Enabling SPI I/O129
Operation128
Typical Connection 129
MSSP Module
SPI Master Mode 130
SPI Master./Slave Connection 129
SPI Slave Mode 131
MULLW
MULWF
N
NEGF
NOP

0

•	
Opcode Field Descriptions	
OPTION_REG Register	
PSA Bit	105
T0CS Bit	105
T0PS2:T0PS0 Bits	
T0SE Bit	105
Oscillator Configuration	
EC	
ECIO	
HS	
HS + PLL	
LP	
RC	
RCIO	
ХТ	
Oscillator Selection	
Oscillator, Timer1	.107, 109, 115
Oscillator, Timer3	
Oscillator, WDT	
,	

Ρ

- Packaging	205
Details	
Marking Information	
Parallel Slave Port	
PORTD	100
Parallel Slave Port (PSP)	
Associated Registers	101
RE0/RD/AN5 Pin	. 99, 100
RE1/WR/AN6 Pin	. 99, 100
RE2/CS/AN7 Pin	. 99, 100
Select (PSPMODE Bit)	. 95, 100
PIC18F2X2 Pin Functions	
MCLR/VPP	
OSC1/CLKI	
OSC2/CLKO/RA6	
RAO/ANO	
RA1/AN1	
RA2/AN2/VREF RA3/AN3/VREF+	
	-
RA4/T0CKI RA5/AN4/SS/LVDIN	
RAS/AN4/SS/LVDIN	-
RB1/INT1	
RB2/INT2	
RB3/CCP2	
RB4	
RB5/PGM	
RB6/PGC	
RB7/PGD	
RC0/T1OSO/T1CKI	
RC1/T1OSI/CCP2	
RC2/CCP1	12
RC3/SCK/SCL	12
RC4/SDI/SDA	
RC5/SDO	
RC6/TX/CK	
RC7/RX/DT	
VDD	
Vss	12
PIC18F4X2 Pin Functions MCLR/VPP	40
OSC1/CLKI OSC2/CLKO	-
RA0/AN0	
RA1/AN1	-
RA2/AN2/VREF-	-
RA3/AN3/VREF+	
RA4/T0CKI	-
RA5/AN4/SS/LVDIN	
RB0/INT	
RB1	
RB2	
RB3	14
RB4	14
RB5/PGM	14
RB6/PGC	
RB7/PGD	
RC0/T1OSO/T1CKI	
RC1/T1OSI/CCP2	
RC2/CCP1	
RC3/SCK/SCL	-
RC4/SDI/SDA	
RC5/SDO	
RC6/TX/CK	15

RC7/RX/DT 15
RD0/PSP016
RD1/PSP116
RD2/PSP216
RD3/PSP3
RD4/PSP4
RD5/PSP5
RD6/PSP6
RE0/RD/AN5
RE0/ <u>RD</u> /AN6
RE2/CS/AN7
VDD
Vss
PIC18FXX2 Voltage-Frequency Graph
(Industrial)
PIC18LFXX2 Voltage-Frequency Graph
(Industrial) 260
PICDEM 1 Low Cost PICmicro
Demonstration Board 255
PICDEM 17 Demonstration Board 256
PICDEM 2 Low Cost PIC16CXX
Demonstration Board
Demonstration Board
Programmer
PIE Registers
Pinout I/O Descriptions
PIC18F2X2 10
PIC18F2X2
PIC18F2X2 10 PIR Registers 78–79 PLL Lock Time-out 26
PIC18F2X2 10 PIR Registers 78–79 PLL Lock Time-out 26 Pointer, FSR 50
PIC18F2X2 10 PIR Registers 78–79 PLL Lock Time-out 26 Pointer, FSR 50 POP 240 POR. See Power-on Reset 240 PORTA 240
PIC18F2X2 10 PIR Registers 78–79 PLL Lock Time-out 26 Pointer, FSR 50 POP 240 POR. See Power-on Reset 240 PORTA Associated Registers 89
PIC18F2X2 10 PIR Registers 78–79 PLL Lock Time-out 26 Pointer, FSR 50 POP 240 POR. See Power-on Reset 240 PORTA Associated Registers 89 LATA Register 87
PIC18F2X2 10 PIR Registers 78–79 PLL Lock Time-out 26 Pointer, FSR 50 POP 240 POR. See Power-on Reset 240 PORTA Associated Registers 89 LATA Register 87 PORTA Register 87
PIC18F2X2 10 PIR Registers 78–79 PLL Lock Time-out 26 Pointer, FSR 50 POP 240 POR. See Power-on Reset 240 PORTA Associated Registers 89 LATA Register 87 PORTA Register 87 TRISA Register 87
PIC18F2X2 10 PIR Registers 78–79 PLL Lock Time-out 26 Pointer, FSR 50 POP 240 POR. See Power-on Reset 240 PORTA Associated Registers 89 LATA Register 87 PORTA Register 87
PIC18F2X2 10 PIR Registers 78–79 PLL Lock Time-out 26 Pointer, FSR 50 POP 240 POR. See Power-on Reset 240 PORTA Associated Registers 89 LATA Register 87 PORTA Register 87 PORTB Associated Registers 92
PIC18F2X2 10 PIR Registers 78–79 PLL Lock Time-out 26 Pointer, FSR 50 POP 240 POR. See Power-on Reset 240 PORTA Associated Registers 89 LATA Register 87 PORTA Register 87 PORTA Register 87 PORTA Register 87 LATA Register 87 LATB Register 87
PIC18F2X2 10 PIR Registers 78–79 PLL Lock Time-out 26 Pointer, FSR 50 POP 240 POR. See Power-on Reset 240 PORTA Associated Registers 89 LATA Register 87 PORTA Register 87 PORTA Register 87 PORTA Register 87 PORTB Associated Registers 92 LATB Register 90 90 PORTB Register 90 90
PIC18F2X2 10 PIR Registers 78–79 PLL Lock Time-out 26 Pointer, FSR 50 POP 240 POR. See Power-on Reset 240 PORTA Associated Registers Associated Register 87 PORTA Register 87 TRISA Register 87 PORTB Associated Registers ATB Register 90 PORTB Register 90 RB0/INT Pin, External 85
PIC18F2X2 10 PIR Registers 78–79 PLL Lock Time-out 26 Pointer, FSR 50 POP 240 POR. See Power-on Reset 240 PORTA Associated Registers Associated Register 87 PORTA Register 87 PORTA Register 87 PORTA Register 87 PORTB 34 Associated Registers 92 LATB Register 90 PORTB Register 90 RB0/INT Pin, External 85 RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) 90
PIC18F2X2 10 PIR Registers 78–79 PLL Lock Time-out 26 Pointer, FSR 50 POP 240 POR. See Power-on Reset 240 PORTA Associated Registers Associated Register 87 PORTA Register 87 TRISA Register 87 PORTB Associated Registers ATB Register 90 PORTB Register 90 RB0/INT Pin, External 85
PIC18F2X2 10 PIR Registers 78–79 PLL Lock Time-out 26 Pointer, FSR 50 POP 240 POR. See Power-on Reset 240 PORTA Associated Registers Associated Register 87 PORTA Register 87 PORTA Register 87 PORTB 4 Associated Registers 92 LATB Register 90 PORTB Register 90 RB0/INT Pin, External 85 RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) 90 TRISB Register 90 PORTC 90
PIC18F2X2 10 PIR Registers 78–79 PLL Lock Time-out 26 Pointer, FSR 50 POP 240 POR. See Power-on Reset 240 PORTA Associated Registers Associated Register 87 PORTA Register 87 PORTA Register 87 PORTB Associated Registers Associated Register 90 PORTB Register 90 RB0/INT Pin, External 85 RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) 90 TRISB Register 90
PIC18F2X2 10 PIR Registers 78–79 PLL Lock Time-out 26 Pointer, FSR 50 POP 240 POR. See Power-on Reset 240 PORTA Associated Registers Associated Register 87 PORTA Register 87 PORTA Register 87 PORTB 87 PORTB Register 90 PORTC Associated Registers 94 LATC Register 93 93 PORTC Register 93 93
PIC18F2X2 10 PIR Registers 78–79 PLL Lock Time-out 26 Pointer, FSR 50 POP 240 POR. See Power-on Reset 240 PORTA Associated Registers Associated Register 87 PORTA Register 87 PORTA Register 87 PORTB 4 Associated Registers 92 LATB Register 90 PORTB Register 90 PORTC 35 Associated Registers 94 LATC Register 93 PORTC Register 93 PORTC Register 93 PORTC Register 93 PORTC Register 93 PO
PIC18F2X210PIR Registers78–79PLL Lock Time-out26Pointer, FSR50POP240POR. See Power-on Reset240PORTAAssociated RegistersAssociated Register87PORTA Register87TRISA Register87PORTB4ssociated RegistersAssociated Register90PORTB Register90PORTB Register90PORTB Register90PORTB Register90PORTB Register90PORTB Register90PORTB Register90PORTB Register90PORTB Register90PORTC Register93PORTC Register93<
PIC18F2X2 10 PIR Registers 78–79 PLL Lock Time-out 26 Pointer, FSR 50 POP 240 POR. See Power-on Reset 240 PORTA Associated Registers 89 LATA Register 87 PORTA Register 87 PORTA Register 87 PORTB 85 Associated Registers 92 LATB Register 90 PORTB Register 90 PORTC Associated Registers PORTC 93 PORTC Register 93
PIC18F2X2 10 PIR Registers 78–79 PLL Lock Time-out 26 Pointer, FSR 50 POP 240 POR. See Power-on Reset 240 PORTA Associated Registers 89 LATA Register 87 PORTA Register 87 PORTB 85 Associated Registers 92 LATB Register 90 PORTB 90 RB0/INT Pin, External 85 RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) 90 PORTC Associated Registers 94 LATC Register 93 PORTC Register 93 RC3/SCK/SCL Pin 139 RC7/RX/DT Pin 168 TRISC Register 93, 165
PIC18F2X2 10 PIR Registers 78–79 PLL Lock Time-out 26 Pointer, FSR 50 POP 240 POR. See Power-on Reset 240 PORTA Associated Registers 89 LATA Register 87 PORTA Register 87 PORTA Register 87 PORTB 85 Associated Registers 92 LATB Register 90 PORTB Register 90 PORTC Register 93 PORTC Associated Registers PORTC Register 93 PORTC Register 93 <
PIC18F2X210PIR Registers78–79PLL Lock Time-out26Pointer, FSR50POP240POR. See Power-on Reset26PORTAAssociated RegistersAssociated Register87PORTA Register87PORTA Register87PORTBAssociated RegistersAssociated Register90PORTB90RB0/INT Pin, External85RB7:RB4 Interrupt-on-Change Flag (RBIF Bit)90PORTCAssociated RegistersAssociated Register93PORTC Register93RC3/SCK/SCL Pin139RC7/RX/DT Pin168TRISC Register93IGS PORTD35Associated Registers96LATD Register93PORTD35Associated Registers96LATD Register93PORTD35 </td
PIC18F2X2 10 PIR Registers 78–79 PLL Lock Time-out 26 Pointer, FSR 50 POP 240 POR. See Power-on Reset 200 PORTA Associated Registers Associated Register 87 PORTA Register 87 PORTA Register 87 PORTB 85 Associated Registers 92 LATB Register 90 PORTB 90 RB0/INT Pin, External 85 RB7:RB4 Interrupt-on-Change Flag (RBIF Bit) 90 PORTC Associated Registers Associated Register 93 PORTC Register
PIC18F2X210PIR Registers78–79PLL Lock Time-out26Pointer, FSR50POP240POR. See Power-on Reset26PORTAAssociated RegistersAssociated Register87PORTA Register87PORTA Register87PORTBAssociated RegistersAssociated Register90PORTB90RB0/INT Pin, External85RB7:RB4 Interrupt-on-Change Flag (RBIF Bit)90PORTCAssociated RegistersAssociated Register93PORTC Register93RC3/SCK/SCL Pin139RC7/RX/DT Pin168TRISC Register93IGS PORTD35Associated Registers96LATD Register93PORTD35Associated Registers96LATD Register93PORTD35 </td

PORTE	

Analog Port Pins
Associated Registers99
LATE Register
PORTE Register97
PSP Mode Select (PSPMODE Bit)
RE0/RD/AN5 Pin
RE1/WR/AN6 Pin
RE2/CS/AN7 Pin
TRISE Register
Postscaler, WDT
Assignment (PSA Bit)
Rate Select (T0PS2:T0PS0 Bits)
Switching Between Timer0 and WDT
Power-down Mode. See SLEEP
Power-on Reset (POR)26
Oscillator Start-up Timer (OST)26
Power-up Timer (PWRT)26
Prescaler, Capture119
Prescaler, Timer0
Assignment (PSA Bit)105
Rate Select (T0PS2:T0PS0 Bits)
Switching Between Timer0 and WDT105
Prescaler, Timer2
PRO MATE II Universal Device Programmer
Product Identification System
Program Counter
5
PCL Register
PCLATH Register
PCLATU Register
Program Memory
Interrupt Vector35
Map and Stack for PIC18F442/242
Map and Stack for PIC18F452/252
RESET Vector35
Program Verification and Code Protection207
Associated Registers207
Programming, Device Instructions
PSP. See Parallel Slave Port.
Pulse Width Modulation. See PWM (CCP Module).
PUSH
PWM (CCP Module)
Associated Registers
CCPR1H:CCPR1L Registers
Duty Cycle
Example Frequencies/Resolutions
Period
Setup for PWM Operation
TMR2 to PR2 Match 111, 122
Q
Q Clock
R

RAM. See Data Memory	
RC Oscillator	
RCALL	
RCSTA Register	
SPEN Bit	
Register File	

Regis	ters
	ADCON0 (A/D Control 0)
	ADCON1 (A/D Control 1)
C	CCP1CON and CCP2CON
	(Capture/Compare/PWM Control) 117
	CONFIG1H (Configuration 1 High) 196
	CONFIG2H (Configuration 2 High) 197
	CONFIG2L (Configuration 2 Low)
	CONFIG3H (Configuration 3 High) 198
	CONFIG4L (Configuration 4 Low)
	CONFIG5H (Configuration 5 High)
	CONFIGER (Configuration 6 High)
	CONFIG6L (Configuration 6 Low)
	CONFIG7H (Configuration 7 High)
	CONFIG7L (Configuration 7 Low)
	DEVID1 (Device ID Register 1)
	DEVID2 (Device ID Register 2)
	EECON1 (Data EEPROM Control 1)57, 66
	File Summary
	NTCON (Interrupt Control)75
I	NTCON2 (Interrupt Control 2)76
	NTCON3 (Interrupt Control 3)77
	PR1 (Peripheral Interrupt Priority 1)82
	PR2 (Peripheral Interrupt Priority 2)
	VDCON (LVD Control)
	OSCCON (Oscillator Control)
	PIE1 (Peripheral Interrupt Enable 1)
	PIE2 (Peripheral Interrupt Enable 2)
	PIR1 (Peripheral Interrupt Request 1) 78 PIR2 (Peripheral Interrupt Request 2) 79
	RCON (Register Control)
	RCON (RESET Control)
	RCSTA (Receive Status and Control)
	SSPCON1 (MSSP Control 1)
	I ² C Mode
	SPI Mode 127
5	SSPCON2 (MSSP Control 2)
	I ² C Mode137
5	SSPSTAT (MSSP Status)
	I ² C Mode
	SPI Mode
	STATUS
	STKPTR (Stack Pointer) 38 FOCON (Timer0 Control) 103
	TCON (Timer 1 Control)
	C2CON (Timer 2 Control)
	T3CON (Timer 2 Control)
	RISE
	TXSTA (Transmit Status and Control)
V	VDTCON (Watchdog Timer Control)
	T
E	Brown-out Reset (BOR) 195
N	ACLR Reset (During SLEEP)
Ν	ACLR Reset (Normal Operation)
	Oscillator Start-up Timer (OST) 195
	Power-on Reset (POR)25, 195
	Power-up Timer (PWRT) 195
	Programmable Brown-out Reset (BOR)
	RESET Instruction
	Stack Full Reset
	Stack Underflow Reset 25 Vatchdog Timer (WDT) Reset 25
v	valonuog miner (WDT) Neset

RETFIE	
RETLW	
RETURN	
Revision History	
RLCF	
RLNCF	
RRCF	
RRNCF	

S

SCI. See USART	
SCK	125
SDI	
SDO	
Serial Clock, SCK	125
Serial Communication Interface. See USART	
Serial Data In, SDI	
Serial Data Out, SDO	125
Serial Peripheral Interface. See SPI	
SETF	
Slave Select Synchronization	
Slave Select, SS	
SLEEP	
Software Simulator (MPLAB SIM)	254
Special Event Trigger. See Compare	
Special Features of the CPU	
Configuration Registers	
Special Function Registers	
Мар	. 45
SPI	
Master Mode	
Serial Clock	
Serial Data In	
Serial Data Out	
Slave Select	
SPI Clock	
SPI Mode	125
SPI Master/Slave Connection	129
SPI Module	
Associated Registers	
Bus Mode Compatibility	
Effects of a RESET	
Master/Slave Connection	
Slave Mode	
Slave Select Synchronization	
Slave Synch Timing	
SLEEP Operation	
SS	125
SSP	
I ² C Mode. See I ² C	
SPI Mode	125
SPI Mode. See SPI	
SSPBUF Register	
SSPSR Register	
TMR2 Output for Clock Shift 111, 7	
SSPOV Status Flag	155
SSPSTAT Register	
R/W Bit	139
Status Bits	
Significance and the Initialization Condition	
for RCON Register	
SUBFWB	
SUBLW	
SUBWF	
SUBWFB	
SWAPF	248

Т

	_
TABLAT Register	
Table Pointer Operations (table) 58	
TBLPTR Register	
TBLRD	
TBLWT	
Time-out Sequence	
Time-out in Various Situations27	
Timer0 103	
16-bit Mode Timer Reads and Writes	
Associated Registers 105	
Clock Source Edge Select (T0SE Bit) 105	
Clock Source Select (T0CS Bit) 105	
Operation105	
Overflow Interrupt 105	5
Prescaler. See Prescaler, Timer0	
Timer1 107	
16-bit Read/Write Mode 109	
Associated Registers 110	
Operation108	8
Oscillator107, 109	9
Overflow Interrupt107, 109	9
Special Event Trigger (CCP)109, 120	0
TMR1H Register 107	7
TMR1L Register 107	7
Timer2 11'	1
Associated Registers 112	2
Operation11	1
Postscaler. See Postscaler, Timer2	
PR2 Register111, 122	2
Prescaler. See Prescaler, Timer2	
SSP Clock Shift111, 112	2
TMR2 Register 11 ²	1
TMR2 to PR2 Match Interrupt 111, 112, 122	
Timer3 113	3
Associated Registers 115	5
Operation	4
Oscillator	
Overflow Interrupt113, 115	5
Special Event Trigger (CCP) 115	
TMR3H Register 113	
TMR3L Register 113	
Timing Diagrams	
Bus Collision	
Transmit and Acknowledge	9
A/D Conversion	
Acknowledge Sequence158	8
Baud Rate Generator with Clock Arbitration	
BRG Reset Due to SDA Arbitration During	
START Condition 16'	1
Brown-out Reset (BOR) 274	
Bus Collision	
Start Condition (SDA Only)	0
Bus Collision During a Repeated	
START Condition (Case 1) 162	2
Bus Collision During a Repeated	
START Condition (Case 2) 162	2
Bus Collision During a START Condition	
(SCL = 0)	1
Bus Collision During a STOP Condition	Ì
(Case 1)	3
Bus Collision During a STOP Condition	-
(Case 2)	3
Capture/Compare/PWM (CCP1 and CCP2)	
CLKO and I/O	
Clock Synchronization	
	-

© 2002 Microchip Technology Inc.

Example SPI Master Mode (CKE = 0)278	
Example SPI Master Mode (CKE = 1)279	
Example SPI Slave Mode (CKE = 0)	
Example SPI Slave Mode (CKE = 1)	
External Clock (All Modes except PLL)27	
First START Bit Timing15	
I ² C Bus Data	2
I ² C Bus START/STOP Bits	
I ² C Master Mode (Reception, 7-bit Address)	7
I ² C Master Mode (Transmission,	
7 or 10-bit Address)	6
I ² C Slave Mode Timing (10-bit Reception,	_
SEN = 0)	
I ² C Slave Mode Timing (10-bit Transmission)	3
I ² C Slave Mode Timing (7-bit Reception,	_
SEN = 0)	0
I ² C Slave Mode Timing (7-bit Reception,	-
SEN = 1)	
I ² C Slave Mode Timing (7-bit Transmission)	
Low Voltage Detect	
Master SSP I ² C Bus Data	
Master SSP I ² C Bus START/STOP Bits	
Parallel Slave Port (PIC18F4X2)	1
Parallel Slave Port (Read)	
Parallel Slave Port (Write)	
PWM Output	
Repeat START Condition	4
RESET, Watchdog Timer (WDT),	
Oscillator Start-up Timer (OST) and	~
Power-up Timer (PWRT)273 Slave Synchronization	
Slaver Mode General Call Address Sequence	1
	~
(7 or 10-bit Address Mode)14	8
(7 or 10-bit Address Mode)	3
(7 or 10-bit Address Mode)	3 0
(7 or 10-bit Address Mode)	3 0 2
(7 or 10-bit Address Mode)	3 0 2 2
(7 or 10-bit Address Mode) 144 Slow Rise Time (MCLR Tied to VDD) 33 SPI Mode (Master Mode) 134 SPI Mode (Slave Mode with CKE = 0) 133 SPI Mode (Slave Mode with CKE = 1) 133 SPI Mode (Slave Mode with CKE = 1) 133 Stop Condition Receive or Transmit Mode 154	3 0 2 2
(7 or 10-bit Address Mode) 144 Slow Rise Time (MCLR Tied to VDD) 33 SPI Mode (Master Mode) 134 SPI Mode (Slave Mode with CKE = 0) 133 SPI Mode (Slave Mode with CKE = 1) 133 Stop Condition Receive or Transmit Mode 154 Time-out Sequence on POR w/PLL Enabled 154	3 0 2 8
(7 or 10-bit Address Mode) 144 Slow Rise Time (MCLR Tied to VDD) 33 SPI Mode (Master Mode) 134 SPI Mode (Slave Mode with CKE = 0) 133 SPI Mode (Slave Mode with CKE = 1) 133 SPI Mode (Slave Mode with CKE = 1) 133 Stop Condition Receive or Transmit Mode 154 Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD)	3 0 2 8
(7 or 10-bit Address Mode)	3 0 2 8
(7 or 10-bit Address Mode)	3 0 2 2 8 3
(7 or 10-bit Address Mode) 144 Slow Rise Time (MCLR Tied to VDD) 33 SPI Mode (Master Mode) 134 SPI Mode (Slave Mode with CKE = 0) 133 SPI Mode (Slave Mode with CKE = 1) 133 Stop Condition Receive or Transmit Mode 154 Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD) Time-out Sequence on Power-up 33 Time-out Sequence on Power-up 34 (MCLR Not Tied to VDD) 34	3 0 2 2 8 3
(7 or 10-bit Address Mode) 144 Slow Rise Time (MCLR Tied to VDD) 33 SPI Mode (Master Mode) 134 SPI Mode (Slave Mode with CKE = 0) 133 SPI Mode (Slave Mode with CKE = 1) 133 Stop Condition Receive or Transmit Mode 154 Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD) Time-out Sequence on Power-up 33 Time-out Sequence on Power-up 33 Case 1 33 Case 2 33	3 0 2 2 8 3
(7 or 10-bit Address Mode) 144 Slow Rise Time (MCLR Tied to VDD) 33 SPI Mode (Master Mode) 134 SPI Mode (Slave Mode with CKE = 0) 133 SPI Mode (Slave Mode with CKE = 1) 133 Stop Condition Receive or Transmit Mode 154 Time-out Sequence on POR w/PLL Enabled 33 Time-out Sequence on Power-up 34 (MCLR Tied to VDD) 35 Time-out Sequence on Power-up 35 Case 1 35 Case 2 35 Time-out Sequence on Power-up 35 Case 2 35	3 0 2 2 8 3 2 2
(7 or 10-bit Address Mode) 144 Slow Rise Time (MCLR Tied to VDD) 33 SPI Mode (Master Mode) 134 SPI Mode (Slave Mode with CKE = 0) 133 SPI Mode (Slave Mode with CKE = 1) 133 Stop Condition Receive or Transmit Mode 154 Time-out Sequence on POR w/PLL Enabled 154 (MCLR Tied to VDD) 33 Time-out Sequence on Power-up 34 (MCLR Not Tied to VDD) 35 Case 1 35 Case 2 35 Time-out Sequence on Power-up 35 (MCLR Not Tied to VDD) 35 Case 2 35 Time-out Sequence on Power-up 35 Case 1 35 Case 2 35 Time-out Sequence on Power-up 35 Case 1 35 Case 2 35 Time-out Sequence on Power-up 35 Case 1 35 Case 2 35 Stop 2 35 Stop 2 35 Stop 3 35 Stop 4 35 Stop 4	3 0 2 2 8 3 2 2 2 2
(7 or 10-bit Address Mode) 144 Slow Rise Time (MCLR Tied to VDD) 33 SPI Mode (Master Mode) 134 SPI Mode (Slave Mode with CKE = 0) 133 SPI Mode (Slave Mode with CKE = 1) 133 Stop Condition Receive or Transmit Mode 154 Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD) (MCLR Not Tied to VDD) 33 Time-out Sequence on Power-up (MCLR Not Tied to VDD) Case 1 33 Case 2 33 Time-out Sequence on Power-up 33 Case 1 33 Time-out Sequence on Power-up 33 Case 1 33 Time-out Sequence on Power-up 33 Timer0 and Timer1 External Clock 27	3 0 2 2 8 3 2 2 2 2
(7 or 10-bit Address Mode) 144 Slow Rise Time (MCLR Tied to VDD) 33 SPI Mode (Master Mode) 134 SPI Mode (Slave Mode with CKE = 0) 133 SPI Mode (Slave Mode with CKE = 1) 133 Stop Condition Receive or Transmit Mode 154 Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD) (MCLR Not Tied to VDD) 33 Time-out Sequence on Power-up (MCLR Not Tied to VDD) Case 1 33 Case 2 33 Time-out Sequence on Power-up 33 Case 1 34 Case 2 35 Time-out Sequence on Power-up 35 Case 1 35 Case 2 35 Timer0 and Timer1 External Clock 275 Timing for Transition Between Timer1 and 36	3 0 2 2 8 3 2 2 2 5
(7 or 10-bit Address Mode) 144 Slow Rise Time (MCLR Tied to VDD) 33 SPI Mode (Master Mode) 134 SPI Mode (Slave Mode with CKE = 0) 133 SPI Mode (Slave Mode with CKE = 1) 133 Stop Condition Receive or Transmit Mode 154 Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD) (MCLR Not Tied to VDD) 33 Time-out Sequence on Power-up (MCLR Not Tied to VDD) Case 1 33 Case 2 33 Time-out Sequence on Power-up 33 (MCLR Not Tied to VDD) 34 Case 1 35 Case 2 35 Time-out Sequence on Power-up 35 Case 1 35 Case 2 35 Timer0 and Timer1 External Clock 27 Timing for Transition Between Timer1 and 0SC1 (HS with PLL) 25	3 0 2 2 8 3 2 2 2 5
(7 or 10-bit Address Mode) 144 Slow Rise Time (MCLR Tied to VDD) 33 SPI Mode (Master Mode) 134 SPI Mode (Slave Mode with CKE = 0) 133 SPI Mode (Slave Mode with CKE = 1) 133 Stop Condition Receive or Transmit Mode 134 Time-out Sequence on POR w/PLL Enabled 156 (MCLR Tied to VDD) 33 Time-out Sequence on Power-up 34 (MCLR Not Tied to VDD) 35 Case 1 35 Case 2 35 Time-out Sequence on Power-up 35 (MCLR Not Tied to VDD) 35 Time-out Sequence on Power-up 35 Case 1 35 Case 2 35 Timer0 and Timer1 External Clock 275 Timing for Transition Between Timer1 and OSC1 (HS with PLL) 25 Transition Between Timer1 and OSC1 35	30228 32225 3
(7 or 10-bit Address Mode) 144 Slow Rise Time (MCLR Tied to VDD) 33 SPI Mode (Master Mode) 134 SPI Mode (Slave Mode with CKE = 0) 133 SPI Mode (Slave Mode with CKE = 1) 133 Stop Condition Receive or Transmit Mode 154 Time-out Sequence on POR w/PLL Enabled 154 (MCLR Tied to VDD) 33 Time-out Sequence on Power-up 34 (MCLR Not Tied to VDD) 35 Case 1 35 Case 2 35 Time-out Sequence on Power-up 35 (MCLR Not Tied to VDD) 35 Time-out Sequence on Power-up 35 Case 1 35 Case 2 35 Timer0 and Timer1 External Clock 275 Timing for Transition Between Timer1 and OSC1 (HS with PLL) 25 Transition Between Timer1 and OSC1 (HS, XT, LP) 25	30228 32225 3
(7 or 10-bit Address Mode) 144 Slow Rise Time (MCLR Tied to VDD) 33 SPI Mode (Master Mode) 134 SPI Mode (Slave Mode with CKE = 0) 133 SPI Mode (Slave Mode with CKE = 1) 133 Stop Condition Receive or Transmit Mode 134 Time-out Sequence on POR w/PLL Enabled 156 (MCLR Tied to VDD) 33 Time-out Sequence on Power-up 34 (MCLR Not Tied to VDD) 35 Case 1 35 Case 2 35 Time-out Sequence on Power-up 35 (MCLR Not Tied to VDD) 35 Time-out Sequence on Power-up 35 Case 1 35 Case 2 35 Timer0 and Timer1 External Clock 275 Timing for Transition Between Timer1 and OSC1 (HS with PLL) 25 Transition Between Timer1 and OSC1 35	30228 322 25 32
(7 or 10-bit Address Mode) 144 Slow Rise Time (MCLR Tied to VDD) 33 SPI Mode (Master Mode) 134 SPI Mode (Slave Mode with CKE = 0) 133 SPI Mode (Slave Mode with CKE = 1) 133 Stop Condition Receive or Transmit Mode 154 Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD) (MCLR Not Tied to VDD) 33 Time-out Sequence on Power-up (MCLR Not Tied to VDD) Case 1 33 Case 2 33 Timero and Timer1 External Clock 27 Timing for Transition Between Timer1 and 0SC1 (HS with PLL) Transition Between Timer1 and OSC1 23 Transition Between Timer1 and OSC1 24	30228 3225 323 323
(7 or 10-bit Address Mode) 144 Slow Rise Time (MCLR Tied to VDD) 33 SPI Mode (Master Mode) 134 SPI Mode (Slave Mode with CKE = 0) 133 SPI Mode (Slave Mode with CKE = 1) 133 Stop Condition Receive or Transmit Mode 154 Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD) (MCLR Not Tied to VDD) 33 Time-out Sequence on Power-up (MCLR Not Tied to VDD) Case 1 33 Case 2 33 Timero and Timer1 External Clock 274 Timing for Transition Between Timer1 and 0SC1 (HS with PLL) OSC1 (HS with PLL) 23 Transition Between Timer1 and OSC1 (HS, XT, LP) (RC, EC) 23	30228 3 22 25 3 2 32
(7 or 10-bit Address Mode) 144 Slow Rise Time (MCLR Tied to VDD) 33 SPI Mode (Master Mode) 134 SPI Mode (Slave Mode with CKE = 0) 133 SPI Mode (Slave Mode with CKE = 1) 133 Stop Condition Receive or Transmit Mode 154 Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD) (MCLR Not Tied to VDD) 33 Time-out Sequence on Power-up (MCLR Tied to VDD) Case 1 33 Case 2 33 Time-out Sequence on Power-up 33 (MCLR Tied to VDD) 34 Timero and Timer1 External Clock 274 Timing for Transition Between Timer1 and OSC1 34 (HS, XT, LP) 25 Transition Between Timer1 and OSC1 35 (RC, EC) 25 Transition from OSC1 to Timer1 Oscillator 25	30228 3 22 25 3 2 32
(7 or 10-bit Address Mode) 144 Slow Rise Time (MCLR Tied to VDD) 33 SPI Mode (Master Mode) 134 SPI Mode (Slave Mode with CKE = 0) 133 SPI Mode (Slave Mode with CKE = 1) 133 Stop Condition Receive or Transmit Mode 134 Time-out Sequence on POR w/PLL Enabled 154 (MCLR Tied to VDD) 33 Time-out Sequence on Power-up 34 (MCLR Not Tied to VDD) 35 Case 1 35 Case 2 35 Time-out Sequence on Power-up 35 (MCLR Tied to VDD) 35 Time-out Sequence on Power-up 35 (MCLR Tied to VDD) 35 Timer0 and Timer1 External Clock 275 Timing for Transition Between Timer1 and OSC1 37 (HS, XT, LP) 25 Transition Between Timer1 and OSC1 37 (RC, EC) 27 Transition from OSC1 to Timer1 Oscillator 27 Transition from OSC1 to Timer1 Oscillator 27	30228 3 22 25 3 2 323
(7 or 10-bit Address Mode) 144 Slow Rise Time (MCLR Tied to VDD) 33 SPI Mode (Master Mode) 134 SPI Mode (Slave Mode with CKE = 0) 133 SPI Mode (Slave Mode with CKE = 1) 133 Stop Condition Receive or Transmit Mode 154 Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD) (MCLR Not Tied to VDD) 33 Case 1 33 Case 2 33 Time-out Sequence on Power-up (MCLR Tied to VDD) Case 1 33 Case 2 33 Timer0 and Timer1 External Clock 27 Timing for Transition Between Timer1 and OSC1 34 OSC1 (HS with PLL) 25 Transition Between Timer1 and OSC1 27 (HS, XT, LP) 27 Transition Between Timer1 and OSC1 27 (HS, XT, LP) 27 Transition Between Timer1 and OSC1 27 (HS, XT, LP) 27 Transition from OSC1 to Timer1 Oscillator 27 USART Asynchronous Master Transmission 27	30228 3 22 25 3 2 323 3
(7 or 10-bit Address Mode) 144 Slow Rise Time (MCLR Tied to VDD) 33 SPI Mode (Master Mode) 134 SPI Mode (Slave Mode with CKE = 0) 133 SPI Mode (Slave Mode with CKE = 1) 133 Stop Condition Receive or Transmit Mode 154 Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD) Case 1 33 Case 2 33 Time-out Sequence on Power-up (MCLR Tied to VDD) Case 1 33 Case 2 33 Time-out Sequence on Power-up (MCLR Tied to VDD) Case 1 33 Case 2 34 Timer0 and Timer1 External Clock 27 Timing for Transition Between Timer1 and OSC1 34 OSC1 (HS with PLL) 25 Transition Between Timer1 and OSC1 27 Transition Between Timer1 and OSC1 27 (RC, EC) 27 Transition from OSC1 to Timer1 Oscillator 27 Transition from OSC1 to Timer1 Oscillator 27 USART Asynchronous Master Transmission 37 USART Asynchronous Master Transmission 37 <td>30228322253232335</td>	30228322253232335
(7 or 10-bit Address Mode) 144 Slow Rise Time (MCLR Tied to VDD) 33 SPI Mode (Master Mode) 134 SPI Mode (Slave Mode with CKE = 0) 133 SPI Mode (Slave Mode with CKE = 1) 133 Stop Condition Receive or Transmit Mode 154 Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD) (MCLR Not Tied to VDD) 33 Time-out Sequence on Power-up (MCLR Tied to VDD) Case 1 33 Case 2 33 Time-out Sequence on Power-up 34 (MCLR Tied to VDD) 35 Case 2 35 Time-out Sequence on Power-up 35 (MCLR Tied to VDD) 35 Timer0 and Timer1 External Clock 275 Timing for Transition Between Timer1 and OSC1 37 (HS, XT, LP) 25 Transition Between Timer1 and OSC1 37 (RC, EC) 25 Transition from OSC1 to Timer1 Oscillator 25 USART Asynchronous Master Transmission 175 USART Asynchronous Reception 175 USART Synchronous Reception 175	302283222532323356
(7 or 10-bit Address Mode) 144 Slow Rise Time (MCLR Tied to VDD) 33 SPI Mode (Master Mode) 134 SPI Mode (Slave Mode with CKE = 0) 133 SPI Mode (Slave Mode with CKE = 1) 133 Stop Condition Receive or Transmit Mode 154 Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD) (MCLR Not Tied to VDD) 33 Time-out Sequence on Power-up (MCLR Tied to VDD) Case 1 33 Case 2 33 Time-out Sequence on Power-up 34 (MCLR Tied to VDD) 35 Case 1 35 Case 2 35 Timer0 and Timer1 External Clock 274 Timing for Transition Between Timer1 and OSC1 35 (HS, XT, LP) 25 Transition Between Timer1 and OSC1 27 (RC, EC) 22 Transition from OSC1 to Timer1 Oscillator 22 USART Asynchronous Master Transmission 17 USART Asynchronous Reception 17 USART Asynchronous Reception 17	302283222532323356
(7 or 10-bit Address Mode) 144 Slow Rise Time (MCLR Tied to VDD) 33 SPI Mode (Master Mode) 134 SPI Mode (Slave Mode with CKE = 0) 133 SPI Mode (Slave Mode with CKE = 1) 133 Stop Condition Receive or Transmit Mode 154 Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD) (MCLR Not Tied to VDD) 33 Time-out Sequence on Power-up (MCLR Tied to VDD) Case 1 33 Case 2 33 Time-out Sequence on Power-up 33 (MCLR Tied to VDD) 34 Case 2 35 Timero and Timer1 External Clock 274 Timing for Transition Between Timer1 and OSC1 (HS, XT, LP) (HS, XT, LP) 25 Transition Between Timer1 and OSC1 (RC, EC) (RC, EC) 27 Transition from OSC1 to Timer1 Oscillator 25 USART Asynchronous Master Transmission 17 USART Asynchronous Reception 17 USART Synchronous Reception 17 USART Synchronous Reception 17 USART Synchronous Reception 17	3022832225323233568
(7 or 10-bit Address Mode) 144 Slow Rise Time (MCLR Tied to VDD) 33 SPI Mode (Master Mode) 134 SPI Mode (Slave Mode with CKE = 0) 133 SPI Mode (Slave Mode with CKE = 1) 133 Stop Condition Receive or Transmit Mode 154 Time-out Sequence on POR w/PLL Enabled (MCLR Tied to VDD) (MCLR Not Tied to VDD) 33 Time-out Sequence on Power-up (MCLR Tied to VDD) Case 1 33 Case 2 33 Time-out Sequence on Power-up 34 (MCLR Tied to VDD) 35 Time-out Sequence on Power-up 35 (MCLR Tied to VDD) 35 Timer0 and Timer1 External Clock 275 Timing for Transition Between Timer1 and OSC1 35 (HS, XT, LP) 25 Transition Between Timer1 and OSC1 35 (RC, EC) 25 Transition from OSC1 to Timer1 Oscillator 25 USART Asynchronous Master Transmission 175 USART Asynchronous Reception 175 USART Synchronous Reception 175 USART Synchronous Reception 175	3 0 2 2 8 3 2 2 2 5 3 2 3 2 3 5 6 8 7

USART Synchronous Transmission	
(Through TXEN)	. 177
Wake-up from SLEEP via Interrupt	. 206
Timing Diagrams Requirements	
Master SSP I ² C Bus START/STOP Bits	. 284
Timing Requirements	
A/D Conversion	. 288
Capture/Compare/PWM (CCP1 and CCP2)	
CLKO and I/O	
Example SPI Mode (Master Mode, CKE = 0)	. 278
Example SPI Mode (Master Mode, CKE = 1)	
Example SPI Mode (Slave Mode, CKE = 0)	. 280
Example SPI Slave Mode (CKE = 1)	. 281
External Clock	
I ² C Bus Data (Slave Mode)	. 283
Master SSP I ² C Bus Data	
Parallel Slave Port (PIC18F4X2)	. 277
RESET, Watchdog Timer, Oscillator Start-up	
Timer, Power-up Timer and	
Brown-out Reset Requirements	
Timer0 and Timer1 External Clock	. 275
USART Synchronous Receive	. 286
USART Synchronous Transmission	. 286
Timing Specifications	
PLL Clock	. 272
TRISE Register	
PSPMODE Bit95	, 100
TSTFSZ	. 251
Two-Word Instructions	
Example Cases	41
TXSTA Register	
BRGH Bit	. 168

U

Universal Synchronous Asynchronous Receiver Transmitter, See USART	
USART	
Asynchronous Mode	
Associated Registers, Receive	
Associated Registers, Transmit	
Receiver	
Transmitter	
Baud Rate Generator (BRG)	
Associated Registers	
Baud Rate Error, Calculating	
Baud Rate Formula	168
Baud Rates for Asynchronous Mode	
(BRGH = 0)	170
Baud Rates for Asynchronous Mode	
(BRGH = 1)	171
Baud Rates for Synchronous Mode	169
High Baud Rate Select (BRGH Bit)	168
Sampling	168
Serial Port Enable (SPEN Bit)	165
Synchronous Master Mode	
Associated Registers, Reception	
Associated Registers, Transmit	176
Reception	
Transmission	
Synchronous Slave Mode	179
Associated Registers, Receive	
Associated Registers, Transmit	
Reception	
Transmission	

w

Wake-up from SLEEP	
Using Interrupts	
Watchdog Timer (WDT)	
Associated Registers	
Control Register	
Postscaler	
Programming Considerations	
RC Oscillator	
Time-out Period	
WCOL	
WCOL Status Flag	
WWW, On-Line Support	5

Х

XORLW	251
	201
XORWF	252
	202

NOTES:

-

ON-LINE SUPPORT

Microchip provides on-line support on the Microchip World Wide Web site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape[®] or Microsoft[®] Internet Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available at the following URL:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked
 Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- Listing of seminars and events

SYSTEMS INFORMATION AND UPGRADE HOT LINE

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive the most current upgrade kits.The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and

1-480-792-7302 for the rest of the world.

092002

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

RE: Reader Response From: Name				
Company				
Company				
City / State / ZIP / Country				
City / State / ZIP / Country				
Application (optional):				
Application (optional):				
Would you like a reply? Y N				
Device: PIC18FXX2 Literature Number: DS39564B				
Questions:				
1. What are the best features of this document?				
 How does this document meet your hardware and software development needs? 				
3. Do you find the organization of this document easy to follow? If not, why?				
4. What additions to the document do you think would enhance the structure and subject?				
5. What deletions from the document could be made without affecting the overall usefulness?				
6. Is there any incorrect or misleading information (what and where)?				
7 How would you improve this degument?				
7. How would you improve this document?				

PIC18FXX2 PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	− X /XX XXX Temperature Package Pattern Range	Examples: a) PIC18LF452 - I/P 301 = Industrial temp., PDIP package, Extended VDD limits, QTP pattern #301.
Device	PIC18FXX2 ⁽¹⁾ , PIC18FXX2T ⁽²⁾ ; VDD range 4.2V to 5.5V PIC18LFXX2 ⁽¹⁾ , PIC18LFXX2T ⁽²⁾ ; VDD range 2.5V to 5.5V	 b) PIC18LF242 - I/SO = Industrial temp., SOIC package, Extended VDD limits. c) PIC18F442 - E/P = Extended temp., PDIP package, normal VDD limits.
Temperature Range	I = -40° C to $+85^{\circ}$ C (Industrial) E = -40° C to $+125^{\circ}$ C (Extended)	
Package	PT = TQFP (Thin Quad Flatpack) SO = SOIC SP = Skinny Plastic DIP P = PDIP L = PLCC	Note 1: F=Standard Voltage rangeLF=Wide Voltage Range2: T=in tape and reel - SOIC, PLCC, and TQFP packages only.
Pattern	QTP, SQTP, Code or Special Requirements (blank otherwise)	

Sales and Support

Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

1. Your local Microchip sales office

- 2. The Microchip Corporate Literature Center U.S. FAX: (480) 792-7277
- 3. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

New Customer Notification System

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

Rocky Mountain 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-4338

Atlanta

500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

Chicago 333 Pierce Road, Suite 180

Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

Dallas 4570 Westgrove Drive, Suite 160

Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924 Detroit

Tri-Atria Office Building

32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260 **Kokomo**

2767 S. Albright Road Kokomo, Indiana 46902 Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles 18201 Von Karman, Suite 1090

Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

New York 150 Motor Parkway, Suite 202 Hauppauge, NY 11788

Tel: 631-273-5305 Fax: 631-273-5335 San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

Toronto

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Australia

Microchip Technology Australia Pty Ltd Suite 22, 41 Rawson Street Epping 2121, NSW Australia Tel: 61-2-9868-6733 Fax: 61-2-9868-6755 China - Beijing Microchip Technology Consulting (Shanghai) Co., Ltd., Beijing Liaison Office Unit 915 Bei Hai Wan Tai Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104 China - Chengdu Microchip Technology Consulting (Shanghai) Co., Ltd., Chengdu Liaison Office Rm. 2401, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street

Chengdu 610016, China Tel: 86-28-86766200 Fax: 86-28-86766599 **China - Fuzhou**

Microchip Technology Consulting (Shanghai) Co., Ltd., Fuzhou Liaison Office Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521 **China - Shanghai**

Microchip Technology Consulting (Shanghai) Co., Ltd. Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060

China - Shenzhen

Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office Rm. 1315, 13/F, Shenzhen Kerry Centre, Renminnan Lu Shenzhen 518001, China Tel: 86-755-82350361 Fax: 86-755-82366086

China - Hong Kong SAR Microchip Technology Hongkong Ltd. Unit 901-6, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

India

Microchip Technology Inc. India Liaison Office Divyasree Chambers 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

Japan

Microchip Technology Japan K.K. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122 Korea Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5934 Singapore Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-6334-8870 Fax: 65-6334-8850 Taiwan Microchip Technology (Barbados) Inc., Taiwan Branch 11F-3, No. 207 Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

EUROPE

Austria Microchip Technology Austria GmbH Durisolstrasse 2 A-4600 Wels Austria Tel: 43-7242-2244-399 Fax: 43-7242-2244-393 Denmark Microchip Technology Nordic ApS Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910 France Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany Microchip Technology GmbH Steinheilstrasse 10 D-85737 Ismaning, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44 Italy Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-039-65791-1 Fax: 39-039-6899883 **United Kingdom** Microchip Ltd 505 Eskdale Road Winnersh Triangle Wokingham

Berkshire, England RG41 5TU Tel: 44 118 921 5869 Fax: 44-118 921-5820

08/01/02