



2Mx32 (5V Supply; 5V or 12V Program) FLASH MODULE


PRELIMINARY*

FEATURES

- Maximum Access Time of 100ns
 - Packaging
 - 68 Lead, Plastic PLCC, 24.71 mm (0.973 inch) square
 - Sector Architecture
 - 32 equal size Blocks of 64KBytes per each 2Mx8 chip
 - Minimum 100,000 Write/Erase Cycles
 - Organized as 2Mx32
 - Commercial and Industrial Temperature Ranges
 - 5V Vcc/5V or 12V Vpp
 - Low Power CMOS, 0.5mA Standby Typical
 - Automated Programs and Block Erase
 - Command User Interface
 - Status Register
 - Automated Suspend Options
 - Hardware RESET Pin
- * This data sheet describes a product under development, not fully characterized, and is subject to change without notice.

FIG. 1 PIN CONFIGURATION FOR WPF2M32-100PJX


TOP VIEW



PIN DESCRIPTION

DQ0-31	Data Inputs/Outputs
A0-20	Address Inputs
WE	Write Enable
CS1-2	Chip Selects
OE	Output Enable
RESET	Reset
Vcc	Power Supply
Vpp	Programming Voltage
Vss	Ground
NC	No Connect

BLOCK DIAGRAM





ABSOLUTE MAXIMUM RATINGS

Parameter		Unit
Operating Temperature (Com)	0 to +70	°C
Operating Temperature (Ind.)	-40 to +85	°C
Supply Voltage Range (Vcc)	-2.0 to +7.0	V
Signal Voltage Range (any pin except V _{PP} and RESET) (2)	-2.0 to +7.0	V
Storage Temperature Range	-55 to +125	°C
Endurance (write/erase cycles)	100,000 cycles min.	
V _{PP} and RESET Voltage (3)	-2.0 to +14.0	V

NOTES:

1. Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
2. Minimum DC voltage on input or I/O pins is -0.5V and -0.2V on V_{cc}, RESET, and V_{PP}. During voltage transitions, inputs may overshoot V_{ss} to -2.0V for periods of up to 20ns. Maximum DC voltage on input and I/O pins is V_{cc} + 0.5V. During voltage transitions, input and I/O pins may overshoot to V_{cc} + 2.0V for periods up to 20ns.
3. Maximum DC input voltage on V_{PP} and RESET which may overshoot to 14.0V for periods up to 20ns.
4. **Recommended soldering temperature not to exceed 215°C for 20 seconds.**

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V _{cc}	4.5	5.5	V
Input High Voltage	V _{IH}	2.0	V _{cc} + 0.5	V
Input Low Voltage	V _{IL}	-0.5	+0.8	V
Operating Temp. (Com)	T _A	0	+70	°C
Operating Temp. (Ind)	T _A	-40	+85	°C

CAPACITANCE

(T_A = +25°C)

Parameter	Symbol	Conditions	Max	Unit
OE capacitance	C _{OE}	V _{IN} = 0 V, f = 1.0 MHz	50	pF
WE	C _{WE}	V _{IN} = 0 V, f = 1.0 MHz	50	pF
CS1-4 capacitance	C _{CS}	V _{IN} = 0 V, f = 1.0 MHz	20	pF
Data I/O capacitance	C _{I/O}	V _{I/O} = 0 V, f = 1.0 MHz	20	pF
Address input capacitance	C _{AD}	V _{IN} = 0 V, f = 1.0 MHz	50	pF
RESET	C _{RST}	V _{IN} = 0 V, f = 1.0 MHz	50	pF

This parameter is guaranteed by design but not tested.



DC CHARACTERISTICS
($V_{CC} = 5.0V \pm 0.5V$, $T_A = -40^{\circ}C$ to $+85^{\circ}C$)

Parameter	Symbol	Min	Typ	Max	Units	Notes
Input Load Current ($V_{IN} = V_{SS}$ or V_{CC} , $V_{CC} = V_{CC}$ Max)	I_{LI}			4	μA	1
Output Leakage Current ($V_{OUT} = V_{SS}$ to V_{CC} , $V_{CC} = V_{CC}$ Max)	I_{LO}			40	μA	1
V_{CC} Standby Current ($V_{CC} = V_{CC}$ Max, $\overline{CS} = V_{CC} \pm 0.2V$) ($V_{CC} = V_{CC}$ Max, $\overline{CS} = V_{IH}$)	I_{CCS}		100 1.6	400 8	μA mA	1,3,6
V_{CC} Read Current ($\overline{CS} = V_{IL}$, $\overline{OE} = V_{IH}$, $f = 8MHz$, $I_{OUT} = 0mA$, CMOS inputs)	I_{CCR1}		68	140	mA	1,5,6
V_{CC} Read Current ($\overline{CS} = V_{IL}$, $\overline{OE} = V_{IH}$, $f = 8MHz$, $I_{OUT} = 0mA$, TTL inputs)	I_{CCR2}		80	200	mA	1,5,6
V_{CC} Write Current (Word Write in Progress)	I_{CCW}			140	mA	1,7
V_{CC} Block Erase Current (Block Erase in Progress)	I_{CCE}			120	mA	1,7
V_{CC} Erase Suspend Current (Block Erase Suspended, $\overline{CS} = V_{IH}$)	I_{CCES}		24	40	mA	1,2
V_{PP} Standby/Read Current ($V_{PP} \leq V_{CC}$) ($V_{PP} > V_{CC}$)	I_{PPS} I_{PPR}		8 40	60 800	μA	1
V_{PP} Write Current (Word Write in Progress, $V_{PP} = V_{PPH}$)	I_{PPW}			160	mA	1,7
V_{PP} Block Erase Current (Block Erase in Progress, $V_{PP} = V_{PPH}$)	I_{PPE}			80	mA	1,7
V_{PP} Erase Suspend Current (Block Erase Suspended)	I_{PPES}		40	800	μA	1
Input Low Voltage	V_{IL}	-0.5		0.8	V	7
Input High Voltage	V_{IH}	2.0		$V_{CC} + 0.5$	V	7
Output Low Voltage ($I_{OL} = 5.8 mA$, $V_{CC} = V_{CC}$ Min)	V_{OL}			0.45	V	3,7
Output High Voltage ($I_{OH} = -2.5mA$, $V_{CC} = V_{CC}$ Min) ($I_{OH} = -100mA$, $V_{CC} = V_{CC}$ Min)	V_{OH1} V_{OH2}	0.85 V_{CC} $V_{CC} - 0.4$			V V	3,7
V_{PP} Write/Erase Lock Voltage	V_{PPLK}	0.0		1.5	V	4,7
V_{PP} during Write/Erase Operations	V_{PPH}	4.5	5.0	5.5	V	
V_{CC} Write/Erase Lock Voltage	V_{LKO}	2.0			V	

NOTES:

- All currents are in RMS unless otherwise noted. Typical values at $V_{CC} = 5.0V$, $V_{PP} = 12.0V$, $T = 25^{\circ}C$.
- I_{CCES} is specified with the device de-selected. If the device is read while in erase suspend mode, current draw is the sum of I_{CCES} and I_{CCR} .
- Includes RY/BY.
- BlockErases, Word Writes and Lock Block operations are inhibited when $V_{PP} \leq V_{PPLK}$ and not guaranteed in the ranges between V_{PPLK} (max) and V_{PPH} (min), and above V_{PPH} (max).
- Automatic Power Saving (APS) reduces I_{CCR} to 1mA typical in Static operation.
- CMOS inputs are either $V_{CC} \pm 0.2V$ or $V_{SS} \pm 0.2V$ TTL inputs are either V_{IL} or V_{IH} .
- Sampled, not 100% tested.

AC CHARACTERISTICS - READ-ONLY OPERATIONS⁽¹⁾(V_{CC} = 5.0V ±10%, TA = -40°C to +85°C)

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Read cycle time	t _{AVAV}	100			ns	
Address to output delay	t _{AVQV}			100	ns	
CS to output delay	t _{ELQV}			100	ns	2
RESET to output delay	t _{PHQV}			400	ns	
OE to output delay	t _{GLQV}			50	ns	2
CS to output in low Z	t _{ELQX}	0			ns	
CS to output high Z	t _{EHQZ}			55	ns	
OS to output in low Z	t _{GLQX}	0			ns	
OE to output high Z	t _{GHQZ}			15	ns	
Output hold from address, CS or OE change, whichever occurs first	t _{OH}	0			ns	

NOTES:

- See AC input/output reference waveforms for timing measurements.
- OE may be delayed up to t_{ELQV}-t_{GLQV} after the falling edge of CS, without impacting t_{ELQV}.

AC CHARACTERISTICS - WRITE OPERATION - WE CONTROLLED^(1, 2)

(TA = -40°C to +85°C)

Parameter	Symbol	Min	Max	Unit	Notes
RESET High Recovery to WE Going Low	t _{PHWL}	1		μs	3
CS Setup to WE Going Low	t _{ELWL}	0		ns	5
Write Pulse Width	t _{WP}	50		ns	5
Data Setup to WE Going High	t _{DVWH}	40		ns	
Address Setup to WE Going High	t _{AVWH}	40		ns	
CS Hold from WE High	t _{WHEH}	0		ns	
Data Hold from WE High	t _{WHDX}	5		ns	
Address Hold from WE High	t _{WHAX}	5		ns	
Write Pulse Width High	t _{WPH}	25		ns	6
RESET V _{HH} Setup to WE Going High	t _{PHHWH}	100		ns	3
V _{PP} Setup to WE Going High	t _{PPWH}	100		ns	3
Write Recovery before Read	t _{WHLG}	0		ns	
WE High to RY/BY Going Low	t _{WHLR}		90	ns	
RESET V _{HH} Hold from Valid SRD, RY/BY High	t _{QVPH}	0		ns	3,4
V _{PP} Hold from Valid SRD, RY/BY High	t _{QVVL}	0		ns	3,4

NOTES:

- Read timing characteristics during block erase, program, and lock-bit configuration operations are the same as during read-only operations. Refer to AC Characteristics for read-only operations.
- A write operation can be initiated and terminated with either CS or WE.
- Guaranteed by design, not 100% tested.
- V_{PP} should be held at V_{PPH1/2} (and if necessary RESET should be held at V_{HH}) until determination of block erase, program, or lock-bit configuration success (SR 1/3/4/5 = 0).
- Write pulse width (t_{WP}) is defined from CS or WE going low (whichever goes low last) to CS or WE going high (whichever goes high first). Hence, t_{WP} = t_{WLWH} = t_{LELH} = t_{WEWH} = t_{ELWH}. If CS is driven low 10ns before WE going low, WE pulse width requirement decreases to t_{WP} - 20ns.
- Write pulse width high (t_{WPH}) is defined from CS or WE going high (whichever goes high first) to CS or WE going low (whichever goes low last). Hence, t_{WPH} = t_{WHLW} = t_{HEHL} = t_{WEHL} = t_{ELHW}.



AC CHARACTERISTICS - WRITE OPERATION - \overline{CS} CONTROLLED^(1, 2)
 (TA = -40°C to +85°C)

Parameter	Symbol	Min	Max	Unit	Notes
RESET High Recovery to \overline{CS} Going Low	t _{PHEL}	1		μs	3
WE Setup to \overline{CS} Going Low	t _{LEL}	0		ns	5
Data Setup to \overline{CS} Going High	t _{DVEH}	40		ns	
Address Setup to \overline{CS} Going High	t _{AVEH}	40		ns	
WE Hold from \overline{CS} High	t _{WHEH}	0		ns	
Data Hold from \overline{CS} High	t _{EHDX}	5		ns	
Address Hold from \overline{CS} High	t _{EHAX}	5		ns	
RESET V _{HH} Setup to \overline{CS} Going High	t _{PHHEH}	100		ns	3
V _{PP} Setup to \overline{CS} Going High	t _{PPHEH}	100		ns	3
Write Recovery before Read	t _{EHGL}	0		ns	
\overline{CS} High to RY/BY Going Low	t _{EHRL}		90	ns	

NOTES:

1. Read timing characteristics during block erase, program, and lock-bit configuration operations are the same as during read-only operations. Refer to AC Characteristics for read-only operations.
2. A write operation can be initiated and terminated with either \overline{CS} or \overline{WE} .
3. Guaranteed by design, not 100% tested.
4. V_{PP} should be held at V_{PPH1/2} (and if necessary RESET should be held at V_{HH}) until determination of block erase, program, or lock-bit configuration success (SR 1/3/4/5 = 0).
5. Write pulse width (twp) is defined from \overline{CS} or \overline{WE} going low (whichever goes low last) to \overline{CS} or \overline{WE} going high (whichever goes high first). Hence, t_{WP} = t_{WLWH} = t_{LELH} = t_{ELWH}. If \overline{CS} is driven low 10ns before \overline{WE} going low, \overline{WE} pulse width requirement decreases to twp >20ns.
6. Write pulse width high (twpH) is defined from \overline{CS} or \overline{WE} going high (whichever goes high first) to \overline{CS} or \overline{WE} going low (whichever goes low last). Hence, t_{WP}H = t_{WHWL} = t_{EHEL} = t_{WHEL} = t_{EHWL}.

**BLOCK ERASE, PROGRAM, AND LOCK-BIT CONFIGURATION PERFORMANCE -
 $\overline{WE}/\overline{CS}$ CONTROLLED^(3,4,5)**

Parameter	Symbol		5V V _{PP}			12V V _{PP}			Unit	Notes
			Min	Typ	Max	Min	Typ	Max		
Program Time	t _{WHRH1}	t _{EHRH1}	6.5	8	TBD	4.8	6	TBD	μs	2
Block Program Time			0.4	0.5	TBD	0.3	0.4	TBD	sec	2
Block Erase Time	t _{WHRH2}	t _{EHRH2}	0.9	1.1	TBD	0.3	1.0	TBD	sec	2
Set Lock-Bit Time	t _{WHRH3}	t _{EHRH3}	9.5	12	TBD	7.8	10	TBD	μs	2
Clear Block Lock-Bits Time	t _{WHRH4}	t _{EHRH4}	0.9	1.1	TBD	0.3	1.0	TBD	sec	2
Program Suspend Latency Time	t _{WHRH5}	t _{EHRH5}		5	6		4	5	μs	
Erase Suspend Latency Time	t _{WHRH5}	t _{EHRH5}		9.6	12		9.6	12	μs	

NOTES:

1. Typical values measured at TA = +25°C and nominal voltages. Assumes corresponding lock-bits are not set. Subject to change based on device characterization.
2. Excludes system-level overhead.
3. These performance numbers are valid for all speed versions.
4. Guaranteed by design, not 100% tested.
5. Reference the AC waveform for write operations, Fig. 4 and 5.



RESET OPERATIONS

Parameter	Symbol	Min	Max	Unit	Notes
RESET Pulse Low Time (If RESET is tied to Vcc, this specification is not applicable.)	tPLPH	100		ns	
RESET Low to Reset during Block Erase, Program, or Lock-Bit Configuration	tPLRH		12	μs	2

NOTES:

1. These specifications are valid for all product versions (packages and speeds).
2. A reset time, tPHQV, is required from RESET going high until outputs are valid.


FIG. 2 AC WAVEFORM FOR RESET OPERATION



FIG. 3 AC WAVEFORM FOR READ OPERATIONS






FIG. 4 AC WAVEFORMS FOR WRITE OPERATIONS - WE CONTROLLED








FIG. 5 ALTERNATE AC WAVEFORM FOR WRITE OPERATIONS - CS CONTROLLED



**PACKAGE 709: 68 LEAD, PLASTIC PLCC**

ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES

ORDERING INFORMATION