

Complementary enhancement mode MOS transistors

PHC21025

FEATURES

- High speed switching
- No secondary breakdown
- Very low on-resistance.

APPLICATIONS

- Motor and actuator driver, power management, synchronized rectifying etc.

PINNING - SO8 (SOT96-1)

| PIN | SYMBOL | DESCRIPTION |
|-----|----------------|-------------|
| 1 | s ₁ | source 1 |
| 2 | g ₁ | gate 1 |
| 3 | s ₂ | source 2 |
| 4 | g ₂ | gate 2 |
| 5 | d ₂ | drain 2 |
| 6 | d ₂ | drain 2 |
| 7 | d ₁ | drain 1 |
| 8 | d ₁ | drain 1 |

DESCRIPTION

One N-channel and one P-channel enhancement mode MOS transistor in an 8-pin plastic SO8 (SOT96-1) package.




Fig.1 Simplified outline and symbol.

CAUTION

The device is supplied in an antistatic package. The gate-source input must be protected against static discharge during transport or handling.

QUICK REFERENCE DATA

| SYMBOL | PARAMETER | CONDITIONS | MIN. | MAX. | UNIT |
|--------------------|------------------------------------|------------------------------------------------------------|------|------|------|
| Per channel | | | | | |
| V _{DS} | drain-source voltage (DC) | | | | |
| | N-channel | | - | 30 | V |
| | P-channel | | - | -30 | V |
| V _{SD} | source-drain diode forward voltage | | | | |
| | N-channel | I _S = 1.25 A | - | 1.2 | V |
| | P-channel | I _S = -1.25 A | - | -1.6 | V |
| V _{GSO} | gate-source voltage (DC) | open drain | - | ±20 | V |
| V _{GSth} | gate-source threshold voltage | | | | V |
| | N-channel | V _{DS} = V _{GS} ; I _D = 1 mA | 1 | 2.8 | V |
| | P-channel | V _{DS} = V _{GS} ; I _D = -1 mA | -1 | -2.8 | V |
| I _D | drain current (DC) | | | | |
| | N-channel | | - | 3.5 | A |
| | P-channel | | - | -2.3 | A |
| R _{DSon} | drain-source on-state resistance | | | | |
| | N-channel | V _{GS} = 10 V; I _D = 2.2 A | - | 0.1 | Ω |
| | P-channel | V _{GS} = -10 V; I _D = -1 A | - | 0.25 | Ω |
| P _{tot} | total power dissipation | up to T _s = 80 °C | - | 2 | W |

Complementary enhancement mode MOS transistors

PHC21025

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).




| SYMBOL | PARAMETER | CONDITIONS | MIN. | MAX. | UNIT |
|---------------------------|--------------------------------|----------------------------------------|------|-------|------|
| Per channel | | | | | |
| V _{DS} | drain-source voltage (DC) | | | | |
| | N-channel | | – | 30 | V |
| | P-channel | | – | –30 | V |
| V _{GSO} | gate-source voltage (DC) | open drain | – | ±20 | V |
| I _D | drain current (DC) | T _s ≤ 80°C | | | |
| | N-channel | | – | 3.5 | A |
| | P-channel | | – | –2.3 | A |
| I _{DM} | peak drain current | note 1 | | | |
| | N-channel | | – | 14 | A |
| | P-channel | | – | –10 | A |
| P _{tot} | total power dissipation | up to T _s = 80 °C; note 2 | – | 2 | W |
| | | up to T _{amb} = 25 °C; note 3 | – | 2 | W |
| | | up to T _{amb} = 25 °C; note 4 | – | 1 | W |
| | | up to T _{amb} = 25 °C; note 5 | – | 1.3 | W |
| T _{stg} | storage temperature | | –65 | +150 | °C |
| T _j | operating junction temperature | | – | 150 | °C |
| Source-drain diode | | | | | |
| I _S | source current (DC) | T _s ≤ 80°C | | | |
| | N-channel | | – | 1.5 | A |
| | P-channel | | – | –1.25 | A |
| I _{SM} | peak pulsed source current | note 1 | | | |
| | N-channel | | – | 6 | A |
| | P-channel | | – | –5 | A |

Notes

1. Pulse width and duty cycle limited by maximum junction temperature.
2. Maximum permissible dissipation per MOS transistor. (So both devices may be loaded up to 2 W at the same time).
3. Maximum permissible dissipation per MOS transistor. Value based on PCB with a R_{th a-tp} (ambient to tie-point) of 27.5 K/W.
4. Maximum permissible dissipation per MOS transistor. Value based on PCB with a R_{th a-tp} (ambient to tie-point) of 90 K/W.
5. Maximum permissible dissipation if only one MOS transistor dissipates. Value based on PCB with a R_{th a-tp} (ambient to tie-point) of 90 K/W.

Complementary
enhancement mode MOS transistors

PHC21025



Complementary enhancement mode MOS transistors

PHC21025

THERMAL CHARACTERISTICS

| SYMBOL | PARAMETER | VALUE | UNIT |
|---------------|-----------------------------------------------------|-------|------|
| $R_{th\ j-s}$ | thermal resistance from junction to soldering point | 35 | K/W |

CHARACTERISTICS $T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified.

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|--------------------|----------------------------------|---------------------------------------------------------|------|------|-----------|----------|
| Per channel | | | | | | |
| $V_{(BR)DSS}$ | drain-source breakdown voltage | | | | | |
| | N-channel | $V_{GS} = 0; I_D = 10\ \mu\text{A}$ | 30 | – | – | V |
| | P-channel | $V_{GS} = 0; I_D = -10\ \mu\text{A}$ | –30 | – | – | V |
| V_{GSth} | gate-source threshold voltage | | | | | |
| | N-channel | $V_{GS} = V_{DS}; I_D = 1\ \text{mA}$ | 1 | – | 2.8 | V |
| | P-channel | $V_{GS} = V_{DS}; I_D = -1\ \text{mA}$ | –1 | – | –2.8 | V |
| I_{DSS} | drain-source leakage current | | | | | |
| | N-channel | $V_{GS} = 0; V_{DS} = 24\ \text{V}$ | – | – | 100 | nA |
| | P-channel | $V_{GS} = 0; V_{DS} = -24\ \text{V}$ | – | – | –100 | nA |
| I_{GSS} | gate leakage current | $V_{GS} = \pm 20\ \text{V}; V_{DS} = 0$ | | | | |
| | N-channel | | – | – | ± 100 | nA |
| | P-channel | | – | – | ± 100 | nA |
| I_{Don} | on-state drain current | | | | | |
| | N-channel | $V_{GS} = 10\ \text{V}; V_{DS} = 1\ \text{V}$ | 3.5 | – | – | A |
| | | $V_{GS} = 4.5\ \text{V}; V_{DS} = 5\ \text{V}$ | 2 | – | – | A |
| | P-channel | $V_{GS} = -10\ \text{V}; V_{DS} = -1\ \text{V}$ | –2.3 | – | – | A |
| | | $V_{GS} = -4.5\ \text{V}; V_{DS} = -5\ \text{V}$ | –1 | – | – | A |
| R_{DSon} | drain-source on-state resistance | | | | | |
| | N-channel | $V_{GS} = 4.5\ \text{V}; I_D = 1\ \text{A}$ | – | 0.11 | 0.2 | Ω |
| | | $V_{GS} = 10\ \text{V}; I_D = 2.2\ \text{A}$ | – | 0.08 | 0.1 | Ω |
| | P-channel | $V_{GS} = -4.5\ \text{V}; I_D = -0.5\ \text{A}$ | – | 0.33 | 0.4 | Ω |
| | | $V_{GS} = -10\ \text{V}; I_D = -1\ \text{A}$ | – | 0.22 | 0.25 | Ω |
| $ y_{fs} $ | forward transfer admittance | | | | | |
| | N-channel | $V_{DS} = 20\ \text{V}; I_D = 2.2\ \text{A}$ | 2 | 4.5 | – | S |
| | P-channel | $V_{DS} = -20\ \text{V}; I_D = -1\ \text{A}$ | 1 | 2 | – | S |
| C_{iss} | input capacitance | | | | | |
| | N-channel | $V_{GS} = 0; V_{DS} = 20\ \text{V}; f = 1\ \text{MHz}$ | – | 250 | – | pF |
| | P-channel | $V_{GS} = 0; V_{DS} = -20\ \text{V}; f = 1\ \text{MHz}$ | – | 250 | – | pF |
| C_{oss} | output capacitance | | | | | |
| | N-channel | $V_{GS} = 0; V_{DS} = 20\ \text{V}; f = 1\ \text{MHz}$ | – | 140 | – | pF |
| | P-channel | $V_{GS} = 0; V_{DS} = -20\ \text{V}; f = 1\ \text{MHz}$ | – | 140 | – | pF |





Complementary enhancement mode MOS transistors

PHC21025

| SYMBOL | PARAMETER | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
|---------------------------|------------------------------------|-----------------------------------------------------------------------------------------------------|------|------|------|------|
| C_{rss} | reverse transfer capacitance | | | | | |
| | N-channel | $V_{GS} = 0; V_{DS} = 20 \text{ V}; f = 1 \text{ MHz}$ | – | 50 | – | pF |
| | P-channel | $V_{GS} = 0; V_{DS} = -20 \text{ V}; f = 1 \text{ MHz}$ | – | 50 | – | pF |
| Q_g | total gate charge | | | | | |
| | N-channel | $V_{GS} = 10 \text{ V}; V_{DS} = 15 \text{ V}; I_D = 2.3 \text{ A}$ | – | 10 | 30 | nC |
| | P-channel | $V_{GS} = -10 \text{ V}; V_{DS} = -15 \text{ V}; I_D = -2.3 \text{ A}$ | – | 10 | 25 | nC |
| Q_{gs} | gate-source charge | | | | | |
| | N-channel | $V_{GS} = 10 \text{ V}; V_{DS} = 15 \text{ V}; I_D = 2.3 \text{ A}$ | – | 1 | – | nC |
| | P-channel | $V_{GS} = -10 \text{ V}; V_{DS} = -15 \text{ V}; I_D = -2.3 \text{ A}$ | – | 1 | – | nC |
| Q_{gd} | gate-drain charge | | | | | |
| | N-channel | $V_{GS} = 10 \text{ V}; V_{DS} = 15 \text{ V}; I_D = 2.3 \text{ A}$ | – | 2.5 | – | nC |
| | P-channel | $V_{GS} = -10 \text{ V}; V_{DS} = -15 \text{ V}; I_D = -2.3 \text{ A}$ | – | 3 | – | nC |
| t_{on} | turn-on time | | | | | |
| | N-channel | $V_{GS} = 0 \text{ to } 10 \text{ V}; V_{DD} = 20 \text{ V}; I_D = 1 \text{ A}; R_L = 20 \Omega$ | – | 15 | 40 | ns |
| | P-channel | $V_{GS} = 0 \text{ to } -10 \text{ V}; V_{DD} = -20 \text{ V}; I_D = -1 \text{ A}; R_L = 20 \Omega$ | – | 20 | 80 | ns |
| t_{off} | turn-off time | | | | | |
| | N-channel | $V_{GS} = 10 \text{ to } 0 \text{ V}; V_{DD} = 20 \text{ V}; I_D = 1 \text{ A}; R_L = 20 \Omega$ | – | 25 | 140 | ns |
| | P-channel | $V_{GS} = -10 \text{ to } 0 \text{ V}; V_{DD} = -20 \text{ V}; I_D = -1 \text{ A}; R_L = 20 \Omega$ | – | 50 | 140 | ns |
| Source-drain diode | | | | | | |
| V_{SD} | source-drain diode forward voltage | | | | | |
| | N-channel | $V_{GS} = 0; I_S = 1.25 \text{ A}$ | – | – | 1.2 | V |
| | P-channel | $V_{GS} = 0; I_S = -1.25 \text{ A}$ | – | – | -1.6 | V |
| t_{rr} | reverse recovery time | | | | | |
| | N-channel | $I_S = 1.25 \text{ A}; di/dt = 100 \text{ A}/\mu\text{s}$ | – | 35 | 100 | ns |
| | P-channel | $I_S = -1.25 \text{ A}; di/dt = 100 \text{ A}/\mu\text{s}$ | – | 150 | 200 | ns |





Complementary enhancement mode MOS transistors

PHC21025







Complementary
enhancement mode MOS transistors

PHC21025



Complementary enhancement mode MOS transistors

PHC21025



Complementary
enhancement mode MOS transistors

PHC21025

