



## N-Channel Enhancement Mode Field Effect Transistor

PRELIMINARY

## FEATURES

- 60V, 0.3A,  $R_{DS(ON)} = 6 \Omega$  @  $V_{GS} = 10V$ .  
 $R_{DS(ON)} = 6 \Omega$  @  $V_{GS} = 5V$ .
- High dense cell design for extremely low  $R_{DS(ON)}$ .
- Rugged and reliable.
- Lead free product is acquired.
- TO-92 package.

ABSOLUTE MAXIMUM RATINGS  $T_A = 25^\circ C$  unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	$V_{DS}$	60	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous	$I_D$	0.3	A
Drain Current-Pulsed <sup>a</sup>	$I_{DM}$	1.2	A
Maximum Power Dissipation	$P_D$	1.5	W
Operating and Store Temperature Range	$T_J, T_{Stg}$	-55 to 150	$^\circ C$

## Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Ambient <sup>b</sup>	$R_{\theta JA}$	85	$^\circ C/W$



CEK7002A

**Electrical Characteristics**  $T_A = 25^\circ\text{C}$  unless otherwise noted


Parameter	Symbol	Test Condition	Min	Typ	Max	Units
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}} = 0\text{V}, I_D = 250\mu\text{A}$	60			V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}} = 60\text{V}, V_{\text{GS}} = 0\text{V}$			1	$\mu\text{A}$
Gate Body Leakage Current, Forward	$I_{\text{GSSF}}$	$V_{\text{GS}} = 20\text{V}, V_{\text{DS}} = 0\text{V}$			100	nA
Gate Body Leakage Current, Reverse	$I_{\text{GSSR}}$	$V_{\text{GS}} = -20\text{V}, V_{\text{DS}} = 0\text{V}$			-100	nA
<b>On Characteristics</b> <sup>c</sup>						
Gate Threshold Voltage	$V_{\text{GS(th)}}$	$V_{\text{GS}} = V_{\text{DS}}, I_D = 250\mu\text{A}$	1		3	V
Static Drain-Source On-Resistance	$R_{\text{DS(on)}}$	$V_{\text{GS}} = 10\text{V}, I_D = 0.5\text{A}$		1.7	6	$\Omega$
		$V_{\text{GS}} = 5\text{V}, I_D = 0.05\text{A}$		1.9	6	$\Omega$
<b>Dynamic Characteristics</b> <sup>d</sup>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}} = 5\text{V}, V_{\text{GS}} = 0\text{V}, f = 1.0 \text{ MHz}$		45		pF
Output Capacitance	$C_{\text{oss}}$			50		pF
Reverse Transfer Capacitance	$C_{\text{rss}}$			20		pF
<b>Switching Characteristics</b> <sup>d</sup>						
Turn-On Delay Time	$t_{\text{d(on)}}$	$V_{\text{DD}} = 25\text{V}, I_D = 0.5\text{A}, V_{\text{GS}} = 10\text{V}, R_{\text{GEN}} = 10\Omega$		5.7	11.4	ns
Turn-On Rise Time	$t_r$			3.3	6.6	ns
Turn-Off Delay Time	$t_{\text{d(off)}}$			13.3	26.6	ns
Turn-Off Fall Time	$t_f$			5.3	10.6	ns
Total Gate Charge	$Q_g$	$V_{\text{DS}} = 48\text{V}, I_D = 0.5\text{A}, V_{\text{GS}} = 5\text{V}$		0.86	0.98	nC
Gate-Source Charge	$Q_{\text{gs}}$			0.16		nC
Gate-Drain Charge	$Q_{\text{gd}}$			0.5		nC
<b>Drain-Source Diode Characteristics and Maximum Ratings</b>						
Drain-Source Diode Forward Current <sup>b</sup>	$I_S$				0.3	A
Drain-Source Diode Forward Voltage <sup>c</sup>	$V_{\text{SD}}$	$V_{\text{GS}} = 0\text{V}, I_S = 0.2\text{A}$			1.2	V

## Notes :


- a.Repetitive Rating : Pulse width limited by maximum junction temperature.□
- b.Surface Mounted on FR4 Board,  $t \leq 10 \text{ sec.}$ □
- c.Pulse Test : Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .□
- d.Guaranteed by design, not subject to production testing.□

CEK


**CEK7002A**




**Figure 1. Output Characteristics**




**Figure 2. Transfer Characteristics**




**Figure 3. Capacitance**




**Figure 4. On-Resistance Variation with Temperature**




**Figure 5. Gate Threshold Variation with Temperature**




**Figure 6. Body Diode Forward Voltage Variation with Source Current**




**Figure 7. Gate Charge**




**Figure 8. Maximum Safe Operating Area**



**Figure 9. Switching Test Circuit**



**Figure 10. Switching Waveforms**



**Figure 11. Normalized Thermal Transient Impedance Curve**