ANALOG DEVICES

DSP Microcomputer ADSP-21160

Preliminary Technical Data

SUMMARY

- High performance 32-bit DSP—applications in audio, medical, military, graphics, imaging, and communication
- Super Harvard Architecture—four independent buses for dual data fetch, instruction fetch, and nonintrusive, zero-overhead I/O
- Backwards compatible—assembly source level compatible with code for ADSP-2106x DSPs
- Single-Instruction-Multiple-Data (SIMD) computational architecture—two 32-bit IEEE floating-point computation units, each with a multiplier, ALU, shifter, and register file
- Integrated peripherals—integrated I/O processor, 4 Mbit on-chip dual-ported SRAM, glueless multiprocessing features, and ports (serial, link, external bus, & JTAG)

KEY FEATURES

- 80 MHz (12.5 ns) or 100 MHz (10 ns) core instruction rate
- Single-cycle instruction execution, including SIMD operations in both computational units
- 600 MFLOPS peak and 400 MFLOPS sustained performance (based on FIR)
- Dual Data Address Generators (DAGs) with modulo and bit-reverse addressing
- Zero-overhead looping and single-cycle loop set-up, providing efficient program sequencing
- IEEE 1149.1 JTAG standard test access port and on-chip emulation
- 400-ball 27×27mm PBGA package

Figure 1 ADSP-21160 Functional Block Diagram

REV. PrE

FEATURES (CONTINUED)

- Single Instruction Multiple Data (SIMD) architecture provides:
  - Two computational processing elements
  - Concurrent execution--Each processing element executes the same instruction, but operates on different data
  - Code compatibility--At assembly level, uses the same instruction set as the ADSP-2106x SHARCs
- Parallelism in busses and computational units allows:
  - Single-cycle execution (with or without SIMD) of: a multiply operation, an ALU operation, a dual memory read or write, and an instruction fetch
  - Transfers between memory and core at up to four 32-bit floating- or fixed-point words per cycle
  - Accelerated FFT butterfly computation through a multiply with add and subtract
- 4 Mbit on-chip dual-ported SRAM for independent access by core processor, host, and DMA
- DMA Controller supports:
  - 14 zero-overhead DMA channels for transfers between ADSP-21160 internal memory and external memory, external peripherals, host processor, serial ports, or link ports
  - 64-bit background DMA transfers at core clock speed, in parallel with full-speed processor execution
  - 700 Mbytes/s transfer rate over IOP bus
  - Host processor interface to 16- and 32-bit microprocessors
- 4 Gigaword Address range for off-chip memory
- Memory interface supports programmable wait state generation and page-mode for off-chip memory
- Multiprocessing support provides:
  - Glueless connection for scalable DSP multiprocessing architecture
  - Distributed on-chip bus arbitration for parallel bus connect of up to six ADSP-21160s plus host
  - Six link ports for point-to-point connectivity and array multiprocessing
  - 400 Mbytes/s transfer rate over parallel bus
  - 600 Mbytes/s transfer rate over link ports
- Serial Ports provide:
  - Two 50 Mbit/s synchronous serial ports with companding hardware
  - Independent transmit and receive functions
  - TDM support for T1 and E1 interfaces
- 64-bit wide synchronous External Port provides:
  - Glueless connection to asynchronous and SBSRAM external memories
  - Up to 50 MHz operation

  REV. PrE

GENERAL DESCRIPTION

The ADSP-21160 SHARC DSP is the first processor in a new family featuring Analog Devices' Super Harvard Architecture. Easing portability, the ADSP-21160 is application source code compatible with first generation ADSP-2106x SHARCs in SISD (Single Instruction, Single Data) mode. To take advantage of the processor's SIMD (Single Instruction, Multiple Data) capability, some code changes are needed. Like other SHARCs, the ADSP-21160 is a 32-bit processor that is optimized for high performance DSP applications. The ADSP-21160 includes a 80 or 100 MHz core, a dual-ported on-chip SRAM, an integrated I/O processor with multiprocessing support, and multiple internal busses to eliminate I/O bottlenecks.

The ADSP-21160 introduces Single-Instruction-Multiple-Data (SIMD) processing. Using two computational units (ADSP-2106x SHARCs have one), the ADSP-21160 can double performance versus the ADSP-2106x on a range of DSP algorithms.

Fabricated in a state of the art, high speed, low power CMOS process, the ADSP-21160 has a 10 ns (or 12.5 ns) instruction cycle time. With its SIMD computational hardware running at 100 MHz, the 21160 can perform 600 million math operations per second. Table 1 shows performance benchmarks for the ADSP-21160.

Table 1 ADSP-21160 Benchmarks (at 100 MHz and 80 MHz)

Benchmark Algorithm	Speed (at 100 MHz)	Speed (at 80 MHz)
1024 Point Complex FFT (Radix 4, with reversal)	92 us	115 us
FIR Filter (per tap)	5 ns	6.25 ns
IIR Filter (per biquad)	20 ns	25 ns
Matrix Multiply (pipelined) [3x3] * [3x1] [4x4] * [4x1]	45 ns 80 ns	56.25 ns 100 ns
Divide (y/x)	30 ns	37.5 ns
Inverse Square Root	45 ns	56.25 ns
DMA Transfer Rate	700 Mbytes/s	560 Mbytes/s

The ADSP-21160 continues SHARC's industry leading standards of integration for DSPs, combining a high performance 32-bit DSP core with integrated, on-chip system features. These features include a 4 Mbit dual ported SRAM memory, host processor interface, I/O processor that supports 14 DMA channels, two serial ports, six link ports, external parallel bus, and glueless multiprocessing.

Figure 1 shows a block diagram of the ADSP-21160, illustrating the following architectural features:

- Two processing elements, each made up of an ALU, Multiplier, Shifter and Data Register File
- Data Address Generators (DAG1, DAG2)
- Program sequencer with instruction cache
- PM and DM buses capable of supporting four 32-bit data transfers between memory and the core every core processor cycle
- Interval timer

- On-Chip SRAM (4 Mbit)
- External port that supports:
  - Interfacing to off-chip memory peripherals
  - Glueless multiprocessing support for six ADSP-21160 SHARCs
  - Host port
- DMA controller
- Serial ports and link ports
- JTAG test access port

Figure 2 shows a typical single-processor system. A multi-processing system appears in Figure 5.

Figure 2 ADSP-21160 System

ADSP-21160 Family Core Architecture

The ADSP-21160 includes the following architectural features of the ADSP-21100 family core. The ADSP-21160 is code compatible at the assembly level with the ADSP-21060, ADSP-21061, and ADSP-21062.

SIMD Computational Engine

The ADSP-21160 contains two computational processing elements that operate as a Single Instruction Multiple Data (SIMD) engine. The processing elements are referred to as PEX and PEY and each contains an ALU, multiplier, shifter and register file. PEX is always active, and PEY may be enabled by setting the PEYEN mode bit in the MODE1 register. When this mode is enabled, the same instruction is executed in both processing elements, but each processing element operates on different data. This architecture is efficient at executing math intensive DSP algorithms.

4   REV. PrE

Entering SIMD mode also has an effect on the way data is transferred between memory and the processing elements. When in SIMD mode, twice the data bandwidth is required to sustain computational operation in the processing elements. Because of this requirement, entering SIMD mode also doubles the bandwidth between memory and the processing elements. When using the DAGs to transfer data in SIMD mode, two data values are transferred with each access of memory or the register file.

Independent, Parallel Computation Units

Within each processing element is a set of computational units. The computational units consist of an arithmetic/logic unit (ALU), multiplier and shifter. These units perform single-cycle instructions. The three units within in each processing element are arranged in parallel, maximizing computational throughput. Single multi-function instructions execute parallel ALU and multiplier operations. In SIMD mode, the parallel ALU and multiplier operations occur in both processing elements. These computation units support IEEE 32-bit single-precision floating-point, 40-bit extended precision floating-point, and 32-bit fixed-point data formats.

Data Register File

A general purpose data register file is contained in each processing element. The register files transfer data between the computation units and the data buses, and store intermediate results. These 10-port, 32-register (16 primary, 16 secondary) register files, combined with the ADSP-21100 enhanced Harvard architecture, allows unconstrained data flow between computation units and internal memory. The registers in PEX are referred to as R0-R15 and in PEY as S0-S15.

Single-Cycle Fetch of Instruction and Four Operands

The ADSP-21160 features an enhanced Harvard architecture in which the data memory (DM) bus transfers data and the program memory (PM) bus transfers both instructions and data (see Figure 1). With the ADSP-21160's separate program and data memory buses and on-chip instruction cache, the processor can simultaneously fetch four operands and an instruction (from the cache), all in a single cycle.

Instruction Cache

The ADSP-21160 includes an on-chip instruction cache that enables three-bus operation for fetching an instruction and four data values. The cache is selective—only the instructions whose fetches conflict with PM bus data accesses are cached. This cache allows full-speed execution of core, looped operations such as digital filter multiply-accumulates and FFT butterfly processing.

Data Address Generators With Hardware Circular Buffers

The ADSP-21160's two data address generators (DAGs) are used for indirect addressing and let you implement circular data buffers in hardware. Circular buffers allow efficient programming of delay lines and other data structures required in digital signal processing, and are commonly used in digital filters and Fourier transforms. The two DAGs of the ADSP-21160 contain sufficient registers to allow the creation of up to 32 circular buffers (16 primary register sets, 16 secondary). The DAGs automatically handle address pointer wrap-around, reducing overhead, increasing performance, and simplifying implementation. Circular buffers can start and end at any memory location.

Flexible Instruction Set

The 48-bit instruction word accommodates a variety of parallel operations, for concise programming. For example, the ADSP-21160 can conditionally execute a multiply, an add, and subtract, in both processing elements, while branching, all in a single instruction.

ADSP-21160 Memory and I/O Interface Features

Augmenting the ADSP-21100 family core, the ADSP-21160 adds the following architectural features:

Dual-Ported On-Chip Memory

The ADSP-21160 contains four megabits of on-chip SRAM, organized as two blocks of 2 Mbits each, which can be configured for different combinations of code and data storage. Each memory block is dual-ported for single-cycle, independent accesses by the core processor and I/O processor. The dual-ported memory in combination with 3 separate on-chip buses allow two data transfers from the core and one from I/O processor, in a single cycle. On the ADSP-21160, the memory can be configured as a maximum of 128K words of 32-bit data, 256K words of 16-bit data, 85K words of 48-bit instructions (or 40-bit data), or combinations of different word sizes up to four megabits. All of the memory can be accessed as 16-bit, 32-bit, 48-bit, or 64-bit words. A 16-bit floating-point storage format is supported that effectively doubles the amount of data that may be stored on-chip. Conversion between the 32-bit floating-point and 16-bit floating-point formats is done in a single instruction. While each memory block can store combinations of code and data, accesses are most efficient when one block stores data, using the DM bus for transfers, and the other block stores instructions and data, using the PM bus for transfers. Using the DM bus and PM bus in this way, with one dedicated to each memory block, assures single-cycle execution with two data transfers. In this case, the instruction must be available in the cache.

Off-Chip Memory and Peripherals Interface

The ADSP-21160's external port provides the processor's interface to off-chip memory and peripherals. The 4-gigaword off-chip address space is included in the ADSP-21160's unified address space. The separate on-chip buses—for PM addresses, PM data, DM addresses, DM data, I/O addresses, and I/O data—are multiplexed at the external port to create an external system bus with a single 32-bit address bus and a single 64-bit data bus. The lower 32 bits of the external data bus connect to even addresses and the upper 32 bits of the 64 connect to odd addresses. Every access to external memory is based on an address that fetches a 32 bit word, and with the 64 bit bus, two address locations can be accessed at once. When fetching an instruction from external memory, two 32 bit data locations are being accessed (16 bits are unused). Figure 4 shows the alignment of various accesses to external memory.

The external port supports asynchronous, synchronous, and synchronous burst accesses. ZBT synchronous burst SRAM can be interfaced gluelessly. Addressing of external memory devices is facilitated by on-chip decoding of high-order address lines to generate memory bank select signals. Separate control lines are also generated for simplified addressing of page-mode DRAM. The ADSP-21160 provides programmable memory wait states and external memory acknowledge controls to allow interfacing to DRAM and peripherals with variable access, hold, and disable time requirements

                   REV. PrE

Internal Memory Space

IOP Reg's	0x00 0000
Long Word	0x02 0000
Normal Word	0x04 0000
Short Word	0x08 0000

Multi-processor Memory Space

Internal Memory Space (ID=001)	0x10 0000
Internal Memory Space (ID=010)	0x20 0000
Internal Memory Space (ID=011)	0x30 0000
Internal Memory Space (ID=100)	0x40 0000
Internal Memory Space (ID=101)	0x50 0000
Internal Memory Space (ID=110)	0x60 0000
Broadcast Write to All DSPs (ID=111)	0x70 0000 ... 0x7F FFFF

External Memory Space

0x80 0000		
Bank 0	←	$\overline{MS}_0$
Bank 1	←	$\overline{MS}_1$
Bank 2	←	$\overline{MS}_2$
Bank 3	←	$\overline{MS}_3$
Non-Banked		
0xFFFF FFFF		

Figure 3 ADSP-21160 Memory Map

DMA Controller

The ADSP-21160's on-chip DMA controller allows zero-overhead data transfers without processor intervention. The DMA controller operates independently and invisibly to the processor core, allowing DMA operations to occur while the core is simultaneously executing its program instructions. DMA transfers can occur between the ADSP-21160's internal memory and external memory, external peripherals, or a host processor. DMA transfers can also occur between the ADSP-21160's internal memory and its serial ports or link ports. External bus packing to 16-, 32-, 48-, or 64- bit words is performed during DMA transfers. Fourteen channels of DMA are available on the ADSP-21160—six via the link ports, four via the serial ports, and four via the processor's external port (for either host processor, other ADSP-21160s, memory or I/O transfers). Programs can be downloaded to the ADSP-21160 using DMA transfers. Asynchronous off-chip peripherals can control two DMA channels using DMA Request/Grant lines ($\overline{DMAR1\text{-}2}$, $\overline{DMAG1\text{-}2}$). Other DMA features include interrupt generation upon completion of DMA transfers, two-dimensional DMA, and DMA chaining for automatic linked DMA transfers.

DATA63-0

Figure 4 ADSP-21160 External Data Alignment Options

Multiprocessing

The ADSP-21160 offers powerful features tailored to multi-processing DSP systems. The external port and link ports provide integrated glueless multiprocessing support.

The external port supports a unified address space (see Figure 3) that allows direct interprocessor accesses of each ADSP-21160's internal memory. Distributed bus arbitration logic is included on-chip for simple, glueless connection of systems containing up to six ADSP-21160s and a host processor. Master processor change over incurs only one cycle of overhead. Bus arbitration is selectable as either fixed or rotating priority. Bus lock allows indivisible read-modify-write sequences for semaphores. A vector interrupt is provided for interprocessor commands. Maximum throughput for interprocessor data transfer is 400 Mbytes/s over the external port. Broadcast writes allow simultaneous transmission of data to all ADSP-21160s and can be used to implement reflective semaphores.

Six link ports provide for a second method of multiprocessing communications. Each link port can support communications to another 21160. Using the links a large multiprocessor system can be constructed in a 2D or 3D fashion. The ADSP-21160 at 100 MHz has a maximum throughput for interprocessor communications over the links of 600 Mbytes per second. You can use the link ports and cluster multiprocessing concurrently or independently.

REV. PrE

Figure 5 ADSP-21160 Shared Memory Multiprocessing System

Link Ports

The ADSP-21160 features six 8-bit link ports that provide additional I/O capabilities. With the capability of running at 100 MHz rates, each link port can support 100 Mbytes/s. Link port I/O is especially useful for point-to-point interprocessor communication in multiprocessing systems. The link ports can operate independently and simultaneously, with a maximum data throughput of 600 Mbytes/s. Link port data is packed into 48- or 32-bit words, and can be directly read by the core processor or DMA-transferred to on-chip memory. Each link port has its own double-buffered input and output registers. Clock/acknowledge handshaking controls link port transfers. Transfers are programmable as either transmit or receive.

Serial Ports

The ADSP-21160 features two synchronous serial ports that provide an inexpensive interface to a wide variety of digital and mixed-signal peripheral devices. The serial ports can operate up to half the clock rate of the core, providing each with a maximum data rate of 50 Mbit/s. Independent transmit and receive functions provide greater flexibility for serial communications. Serial port data can be automatically transferred to and from on-chip memory via a dedicated DMA. Each of the serial ports offers a TDM multichannel mode. The serial ports can operate with little-endian or big-endian transmission formats, with word lengths selectable from 3 bits to 32 bits. They offer selectable synchronization and transmit modes as well as optional µ-law or A-law companding. Serial port clocks and frame syncs can be internally or externally generated.

Host Processor Interface

The ADSP-21160 host interface allows easy connection to standard microprocessor buses, both 16-bit and 32-bit, with little additional hardware required. The host interface is accessed through the ADSP-21160's external port and is memory-mapped into the unified address space. Four channels of DMA are available for the host interface; code and data transfers are accomplished with low software overhead. The host processor requests the ADSP-21160's external bus with the host bus request ($\overline{\text{HBR}}$), host bus grant ($\overline{\text{HBG}}$), and ready (REDY) signals. The host can directly read and write the internal memory of the ADSP-21160, and can access the DMA channel setup and mailbox registers. Vector interrupt support provides efficient execution of host commands.

Program Booting

The internal memory of the ADSP-21160 can be booted at system power-up from either an 8-bit EPROM, a host processor, or through one of the link ports. Selection of the boot source is controlled by the $\overline{\text{BMS}}$ (Boot Memory Select), EBOOT (EPROM Boot), and LBOOT (Link/Host Boot) pins. 32-bit and 16-bit host processors can be used for booting.

Phased Locked Loop

The ADSP-21160 uses an on chip PLL to generate the internal clock for the core. Ratios of 2:1, 3:1, and 4:1 between the core and CLKIN are supported. The CLK_CFG pins are used to select the ratio. The CLKIN rate is the rate at which the synchronous external port operates.

Power Supplies

The ADSP-21160 has separate power supply connections for the internal (V_{DDINT}), external (V_{DDEXT}), and analog (AV_{DD}/AGND) power supplies. The internal and analog supplies must meet the 2.5V requirement. The external supply must meet the 3.3V requirement. All external supply pins must be connected to the same supply.

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing.
REV. PrE

Note that the analog supply (AV_{DD}) powers the ADSP-21160's clock generator PLL. To produce a stable clock, you must provide an external circuit to filter the power input to the AV_{DD} pin. Place the filter as close as possible to the pin. For an example circuit, see Figure 6. To prevent noise coupling, use a wide trace for the analog ground (AGND) signal and install a decoupling capacitor as close as possible to the pin.


Figure 6 Analog Power (AV_{DD}) Filter Circuit

Development Tools

The ADSP-21160 is supported with a complete set of VisualDSP® software and hardware development tools, including the EZ-ICE® In-Circuit Emulator and development software. The same EZ-ICE hardware that you use for the ADSP-21060/62, also fully emulates the ADSP-21160.

Both the SHARC Development Tools family and the VisualDSP integrated project management and debugging environment support the ADSP-21160. The VisualDSP project management environment enables you to develop and debug an application from within a single integrated program.

The SHARC Development Tools include an easy to use Assembler that is based on an algebraic syntax; an Assembly library/librarian; a linker; a loader; a cycle-accurate, instruction-level simulator; a C compiler; and a C run-time library that includes DSP and mathematical functions.

Debugging both C and Assembly programs with the Visual DSP debugger, you can:

- View mixed C and Assembly code
- Insert break points
- Set conditional breakpoints on registers, memory, and stacks
- Trace instruction execution
- Profile program execution
- Fill and dump memory
- Source level debugging
- Create custom debugger windows

The VisualDSP IDE lets you define and manage DSP software development. Its dialog boxes and property pages enable you to configure and manage all of the SHARC Development Tools, including the syntax highlighting in the VisualDSP editor. This capability lets you:

- Control how the development tools process inputs and generate outputs.
- Maintain a one-to-one correspondence with the tool's command line switches.

The EZ-ICE Emulator uses the IEEE 1149.1 JTAG test access port of the ADSP-21160 processor to monitor and control the target board processor during emulation. The EZ-ICE provides full-speed

emulation, allowing inspection and modification of memory, registers, and processor stacks. Non-intrusive in-circuit emulation is assured by the use of the processor's JTAG interface—the emulator does not affect target system loading or timing.

In addition to the software and hardware development tools available from Analog Devices, third parties provide a wide range of tools supporting the SHARC processor family. Hardware tools include SHARC PC plug-in cards, multiprocessor SHARC VME boards, and daughter and modules with multiple SHARCs' and additional memory. These modules are based on the SHARCPAC™ module specification. Third Party software tools include DSP libraries, real-time operating systems, and block diagram design tools.

ADDITIONAL INFORMATION

This data sheet provides a general overview of the ADSP-21160 architecture and functionality. For detailed information on the ADSP-21100 Family core architecture and instruction set, refer to the ADSP-21160 Technical Specification, Revision 3.0.

PIN FUNCTION DESCRIPTIONS

ADSP-21160 pin definitions are listed below. Inputs identified as synchronous (S) must meet timing requirements with respect to CLKIN (or with respect to TCK for TMS, TDI). Inputs identified as asynchronous (A) can be asserted asynchronously to CLKIN (or to TCK for $\overline{\text{TRST}}$).

Unused inputs should be tied or pulled to VDD or GND, except for ADDR31-0, DATA63-0, FLAG3-0, and inputs that have internal pull-up or pull-down resistors ($\overline{\text{PA}}$, ACK, BRST, PAGE, CLKOUT, $\overline{\text{MS3-0}}$, $\overline{\text{RDx}}$, $\overline{\text{WRx}}$, $\overline{\text{DMARx}}$, $\overline{\text{DMAGx}}$, DTx, DRx, TCLKx, RCLKx, LxDAT7-0, LxCLK, LxACK, TMS, $\overline{\text{TRST}}$ and TDI)--these pins can be left floating. These pins have a logic-level hold circuit (only enabled on the ADSP-21160 with ID2-0=00x) that prevents input from floating internally.

The following symbols appear in the Type column of Table 2: A = Asynchronous, G = Ground, I = Input, O = Output, P = Power Supply, S = Synchronous, (A/D) = Active Drive, (O/D) = Open Drain, and T = Three-State (when $\overline{\text{SBTS}}$ is asserted, or when the ADSP-21160 is a bus slave).

Table 2 Pin Descriptions

Pin	Type	Function
ADDR31-0	I/O/T	**External Bus Address**. The ADSP-21160 outputs addresses for external memory and peripherals on these pins. In a multiprocessor system the bus master outputs addresses for read/writes of the internal memory or IOP registers of other ADSP-21160s. The ADSP-21160 inputs addresses when a host processor or multiprocessing bus master is reading or writing its internal memory or IOP registers. A keeper latch on the DSP's ADDR31-0 pins maintains the input at the level it was last driven (only enabled on the ADSP-21160 with ID2-0=00x).
DATA63-0	I/O/T	**External Bus Data**. The ADSP-21160 inputs and outputs data and instructions on these pins. Pull-up resistors on unused DATA pins are not necessary. A keeper latch on the DSP's DATA63-0 pins maintains the input at the level it was last driven (only enabled on the ADSP-21160 with ID2-0=00x).

Table 2 Pin Descriptions (Continued)

Pin	Type	Function
$\overline{\text{MS3-0}}$	O/T	**Memory Select Lines**. These outputs are asserted (low) as chip selects for the corresponding banks of external memory. Memory bank size must be defined in the SYSCON control register. The $\overline{\text{MS3-0}}$ outputs are decoded memory address lines. In asynchronous access mode, the $\overline{\text{MS3-0}}$ outputs transition with the other address outputs. In synchronous access modes, the $\overline{\text{MS3-0}}$ outputs assert with the other address lines; however, they de-assert after the first CLKIN cycle in which ACK is sampled asserted.
$\overline{\text{RDL}}$	I/O/T	**Memory Read Low Strobe**. $\overline{\text{RDL}}$ is asserted whenever ADSP-21160 reads from the low word of external memory or from the internal memory of other ADSP-21160s. External devices, including other ADSP-21160s, must assert $\overline{\text{RDL}}$ for reading from the low word of ADSP-21160 internal memory. In a multiprocessing system, $\overline{\text{RDL}}$ is driven by the bus master.
$\overline{\text{RDH}}$	I/O/T	**Memory Read High Strobe**. $\overline{\text{RDH}}$ is asserted whenever ADSP-21160 reads from the high word of external memory or from the internal memory of other ADSP-21160s. External devices, including other ADSP-21160s, must assert $\overline{\text{RDH}}$ for reading from the high word of ADSP-21160 internal memory. In a multiprocessing system, $\overline{\text{RDH}}$ is driven by the bus master.
$\overline{\text{WRL}}$	I/O/T	**Memory Write Low Strobe**. $\overline{\text{WRL}}$ is asserted when ADSP-21160 writes to the low word of external memory or internal memory of other ADSP-21160s. External devices must assert $\overline{\text{WRL}}$ for writing to ADSP-21160's low word of internal memory. In a multiprocessing system, $\overline{\text{WRL}}$ is driven by the bus master.
$\overline{\text{WRH}}$	I/O/T	**Memory Write High Strobe**. $\overline{\text{WRH}}$ is asserted when ADSP-21160 writes to the high word of external memory or internal memory of other ADSP-21160s. External devices must assert $\overline{\text{WRH}}$ for writing to ADSP-21160's high word of internal memory. In a multiprocessing system, $\overline{\text{WRH}}$ is driven by the bus master.
BRST	I/O/T	Sequential burst access. BRST is asserted by ADSP-21160 or a host to indicate that data associated with consecutive addresses is being read or written. A slave device samples the initial address and increments an internal address counter after each transfer. The incremented address is not pipelined on the bus. If the burst access is a read from host to ADSP-21160, ADSP-21160 increments the address automatically as long as BRST is asserted. BRST is asserted after the initial access of a burst transfer. It is asserted for every cycle after that, except for the last data request cycle (denoted by $\overline{\text{RDx}}$ or $\overline{\text{WRx}}$ asserted and BRST negated). A keeper latch on the DSP's BRST pin maintains the input at the level it was last driven (only enabled on the ADSP-21160 with ID2-0=00x).

Table 2 Pin Descriptions (Continued)

Pin	Type	Function
PAGE	O/T	**DRAM Page Boundary**. The ADSP-21160 asserts this pin to signal that an external DRAM page boundary has been crossed. DRAM page size must be defined in the ADSP-21160's memory control register (WAIT). DRAM can only be implemented in external memory Bank 0; the PAGE signal can only be activated for Bank 0 accesses. In a multiprocessing system PAGE is output by the bus master. A keeper latch on the DSP's PAGE pin maintains the output at the level it was last driven (only enabled on the ADSP-21160 with ID2-0=00x).
ACK	I/O/S	**Memory Acknowledge**. External devices can de-assert ACK (low) to add wait states to an external memory access. ACK is used by I/O devices, memory controllers, or other peripherals to hold off completion of an external memory access. The ADSP-21160 deasserts ACK as an output to add wait states to a synchronous access of its internal memory. A keeper latch on the DSP's ACK pin maintains the input at the level it was last driven (only enabled on the ADSP-21160 with ID2-0=00x).
$\overline{SBTS}$	I/S	**Suspend Bus & Three-State**. External devices can assert $\overline{SBTS}$ (low) to place the external bus address, data, selects, and strobes in a high impedance state for the following cycle. If the ADSP-21160 attempts to access external memory while $\overline{SBTS}$ is asserted, the processor will halt and the memory access will not be completed until $\overline{SBTS}$ is deasserted. $\overline{SBTS}$ should only be used to recover from host processor/ADSP-21160 deadlock or used with a DRAM controller.
$\overline{IRQ2\text{-}0}$	I/A	**Interrupt Request Lines**. These are sampled on the rising edge of CLKIN and may be either edge-triggered or level-sensitive.
FLAG3-0	I/O/A	**Flag Pins**. Each is configured via control bits as either an input or output. As an input, it can be tested as a condition. As an output, it can be used to signal external peripherals.
TIMEXP	O	**Timer Expired**. Asserted for four CLKIN cycles when the timer is enabled and TCOUNT decrements to zero.
$\overline{HBR}$	I/A	**Host Bus Request**. Must be asserted by a host processor to request control of the ADSP-21160's external bus. When $\overline{HBR}$ is asserted in a multiprocessing system, the ADSP-21160 that is bus master will relinquish the bus and assert $\overline{HBG}$. To relinquish the bus, the ADSP-21160 places the address, data, select, and strobe lines in a high impedance state. $\overline{HBR}$ has priority over all ADSP-21160 bus requests ($\overline{BR6\text{-}1}$) in a multiprocessing system.
$\overline{HBG}$	I/O	**Host Bus Grant**. Acknowledges an $\overline{HBR}$ bus request, indicating that the host processor may take control of the external bus. $\overline{HBG}$ is asserted (held low) by the ADSP-21160 until $\overline{HBR}$ is released. In a multiprocessing system, $\overline{HBG}$ is output by the ADSP-21160 bus master and is monitored by all others.
$\overline{CS}$	I/A	**Chip Select**. Asserted by host processor to select the ADSP-21160.

 REV. PrE

Table 2 Pin Descriptions (Continued)

Pin	Type	Function
REDY	O (O/D)	**Host Bus Acknowledge**. The ADSP-21160 deasserts REDY (low) to add waitstates to a host access when $\overline{CS}$ and $\overline{HBR}$ inputs are asserted.
$\overline{DMAR1}$	I/A	**DMA Request 1** (DMA Channel 11). Asserted by external port devices to request DMA services.
$\overline{DMAR2}$	I/A	**DMA Request 2** (DMA Channel 12). Asserted by external port devices to request DMA services.
$\overline{DMAG1}$	O/T	**DMA Grant 1** (DMA Channel 11). Asserted by ADSP-21160 to indicate that the requested DMA starts on the next cycle. Driven by bus master only.
$\overline{DMAG2}$	O/T	**DMA Grant 2** (DMA Channel 12). Asserted by ADSP-21160 to indicate that the requested DMA starts on the next cycle. Driven by bus master only.
$\overline{BR6-1}$	I/O/S	**Multiprocessing Bus Requests**. Used by multiprocessing ADSP-21160s to arbitrate for bus mastership. An ADSP-21160 only drives its own $\overline{BRx}$ line (corresponding to the value of its ID2-0 inputs) and monitors all others. In a multiprocessor system with less than six ADSP-21160s, the unused $\overline{BRx}$ pins should be pulled high; the processor's own $\overline{BRx}$ line must not be pulled high or low because it is an output.
ID2-0	I	**Multiprocessing ID**. Determines which multiprocessing bus request ($\overline{BR1}$ - $\overline{BR6}$) is used by ADSP-21160. ID = 001 corresponds to $\overline{BR1}$, ID = 010 corresponds to $\overline{BR2}$, and so on. Use ID = 000 or ID = 001 in single-processor systems. These lines are a system configuration selection which should be hardwired or only changed at reset.
RPBA	I/S	**Rotating Priority Bus Arbitration Select**. When RPBA is high, rotating priority for multiprocessor bus arbitration is selected. When RPBA is low, fixed priority is selected. This signal is a system configuration selection which must be set to the same value on every ADSP-21160. If the value of RPBA is changed during system operation, it must be changed in the same CLKIN cycle on every ADSP-21160.
$\overline{PA}$	I/O/T	**Priority Access**. Asserting its $\overline{PA}$ pin allows an ADSP-21160 bus slave to interrupt background DMA transfers and gain access to the external bus. $\overline{PA}$ is connected to all ADSP-21160s in the system. If access priority is not required in a system, the $\overline{PA}$ pin should be left unconnected.
DTx	O	**Data Transmit** (Serial Ports 0, 1). Each DT pin has a 50 kΩ internal pull-up resistor.
DRx	I	**Data Receive** (Serial Ports 0, 1). Each DR pin has a 50 kΩ internal pull-up resistor.
TCLKx	I/O	**Transmit Clock** (Serial Ports 0, 1). Each TCLK pin has a 50 kΩ internal pull-up resistor.

Table 2 Pin Descriptions (Continued)

Pin	Type	Function
RCLKx	I/O	**Receive Clock** (Serial Ports 0, 1). Each RCLK pin has a 50 kΩ internal pull-up resistor.
TFSx	I/O	**Transmit Frame Sync** (Serial Ports 0, 1).
RFSx	I/O	**Receive Frame Sync** (Serial Ports 0, 1).
LxDAT7-0	I/O	**Link Port Data** (Link Ports 0-5). Each LxDAT pin has a 50 kΩ internal pull-down resistor that is enabled or disabled by the LPDRD bit of the LCTL0-1 register.
LxCLK	I/O	**Link Port Clock** (Link Ports 0-5). Each LxCLK pin has a 50 kΩ internal pull-down resistor that is enabled or disabled by the LPDRD bit of the LCTL0-1 register.
LxACK	I/O	**Link Port Acknowledge** (Link Ports 0-5). Each LxACK pin has a 50 kΩ internal pull-down resistor that is enabled or disabled by the LPDRD bit of the LCOM register.
EBOOT	I	**EPROM Boot Select**. For a description of how this pin operates, see the table in the $\overline{\text{BMS}}$ pin description. This signal is a system configuration selection that should be hardwired.
LBOOT	I	**Link Boot**. For a description of how this pin operates, see the table in the $\overline{\text{BMS}}$ pin description. This signal is a system configuration selection that should be hardwired.
$\overline{\text{BMS}}$	I/O/T	**Boot Memory Select**. Serves as an output or input as selected with the EBOOT and LBOOT pins; see table below. This input is a system configuration selection that should be hardwired. EBOOT LBOOT $\overline{\text{BMS}}$ Booting Mode 1　0　Output　EPROM (Connect $\overline{\text{BMS}}$ to EPROM chip select.) 0　0　1 (Input)　Host Processor 0　1　1 (Input)　Link Port 0　0　0 (Input)　No Booting. Processor executes from external memory. 0　1　0 (Input)　Reserved 1　1　x (Input)　Reserved
CLKIN	I	**Local Clock In.** CLKIN is the ADSP-21160 clock input. The ADSP-21160 external port cycles at the frequency of CLKIN. The instruction cycle rate is a multiple of the CLKIN frequency; it is programmable at powerup. CLKIN may not be halted, changed, or operated below the specified frequency.

Table 2 Pin Descriptions (Continued)

Pin	Type	Function
CLK_CFG3-0	I	**Core/CLKIN Ratio Control.** ADSP-21160 core clock (instruction cycle) rate is equal to n x CLKIN where n is user selectable to 2, 3, or 4, using the CLK_CFG3-0 inputs.
CLKOUT	O/T	**Local Clock Out.** CLKOUT is driven at the CLKIN frequency by the current bus master. This output is three-stated when the ADSP-21160 is not the bus master, or when the host controls the bus ($\overline{HBG}$ asserted). A keeper latch on the DSP's CLKOUT pin maintains the output at the level it was last driven (only enabled on the ADSP-21160 with ID2-0=00x).
$\overline{RESET}$	I/A	**Processor Reset.** Resets the ADSP-21160 to a known state and begins execution at the program memory location specified by the hardware reset vector address. The $\overline{RESET}$ input must be asserted (low) at power-up.
TCK	I	**Test Clock (JTAG).** Provides a clock for JTAG boundary scan.
TMS	I/S	**Test Mode Select (JTAG).** Used to control the test state machine. TMS has a 20 kΩ internal pull-up resistor.
TDI	I/S	**Test Data Input (JTAG).** Provides serial data for the boundary scan logic. TDI has a 20 kΩ internal pull-up resistor.
TDO	O	**Test Data Output (JTAG).** Serial scan output of the boundary scan path.
$\overline{TRST}$	I/A	**Test Reset (JTAG).** Resets the test state machine. $\overline{TRST}$ must be asserted (pulsed low) after power-up or held low for proper operation of the ADSP-21160. TRST has a 20 kΩ internal pull-up resistor.
$\overline{EMU}$	O (O/D)	**Emulation Status.** Must be connected to the ADSP-21160 EZ-ICE target board connector only. EMU has a 50 kΩ internal pullup resistor.
$\overline{CIF}$	O	**Core Instruction Fetch.** Signal is active low when an external instruction fetch is performed. Driven by bus master only. Three-state when host is bus master.
VDDINT	P	**Core Power Supply.** Nominally +2.5 V dc and supplies the DSP's core processor. (40 pins).
VDDEXT	P	**I/O Power Supply**; Nominally +3.3 V dc. (46 pins).
AVDD	P	**Analog Power Supply**; Nominally +2.5 V dc and supplies the DSP's internal PLL (clock generator). This pin has the same specifications as VDDINT, except that added filtering circuitry is required. For more information, see "Power Supplies" on page 10.
AGND	G	**Analog Power Supply Return.**
GND	G	**Power Supply Return.** (83 pins).

Table 2 Pin Descriptions (Continued)

Pin	Type	Function
NC		**Do Not Connect**. Reserved pins which must be left open and unconnected. (5 pins).

Target Board Connector For EZ-ICE Probe

The ADSP-21160 EZ-ICE Emulator uses the IEEE 1149.1 JTAG test access port of the ADSP-21160 to monitor and control the target board processor during emulation. The EZ-ICE probe requires the ADSP-21160's CLKIN, TMS, TCK, TRST, TDI, TDO, EMU, and GND signals be made accessible on the target system via a 14-pin connector (a 2 row × 7 pin strip header) such as that shown in Figure 5. The EZ-ICE probe plugs directly onto this connector for chip-on-board emulation. You must add this connector to your target board design if you intend to use the ADSP-21160 EZ-ICE. The total trace length between the EZ-ICE connector and the furthest device sharing the EZ-ICE JTAG pins should be limited to 15 inches maximum for guaranteed operation. This length restriction must include EZ-ICE JTAG signals which are routed to one or more ADSP-21160 devices, or a combination of ADSP-21160 devices and other JTAG devices on the chain.

The 14-pin, 2-row pin strip header is keyed at the Pin 3 location --Pin 3 must be removed from the header. The pins must be 0.025 inch square and at least 0.20 inch in length. Pin spacing should be 0.1 × 0.1 inches. Pin strip headers are available from vendors such as 3M, McKenzie and Samtec.

The BTMS, BTCK, BTRST and BTDI signals are provided so the test access port can also be used for board-level testing. When the connector is not being used for emulation, place jumpers between the Bxxx pins and the xxx pins. If the test access port will not be used for board testing, tie $\overline{BTRST}$ and BTCK pins to GND. The $\overline{TRST}$ pin must be asserted after power-up (through $\overline{BTRST}$ on the connector) or held low for proper operation of the ADSP-21160. None of the Bxxx pins (Pins 5, 7, 9, 11) are connected on the EZ-ICE probe.


Figure 7 Target Board Connector For ADSP-21160 EZ-ICE Emulator (Jumpers in Place)

REV. PrE

The JTAG signals are terminated on the EZ-ICE probe as follows:

Table 3 EZ-ICE Emulator Probe Terminations

Signal	Termination
TMS	Driven through 22 Ω Resistor (16 mA Driver)
TCK	Driven at 10 MHz through 22 Ω Resistor (16 mA Driver)
$\overline{TRST}$	Active Low Driven through 22 Ω Resistor (16 mA Driver) (Pulled Up by On-Chip 20 kΩ Resistor); $\overline{TRST}$ is driven low until the EZ-ICE probe is turned on by the emulator at software start-up. After software start-up, $\overline{TRST}$ is driven high.
TDI	Driven by 22 Ω Resistor (16 mA Driver)
TDO	One TTL Load, Split (160/220)
CLKIN	One TTL Load, Split (160/220)
$\overline{EMU}$	Active Low 4.7 kΩ Pull-Up Resistor, One TTL Load (Open-Drain Output from the DSP)

Figure 8 shows JTAG scan path connections for systems that contain multiple ADSP-21160 processors

Connecting CLKIN to Pin 4 of the EZ-ICE header is optional. The emulator only uses CLKIN when directed to perform operations such as starting, stopping in a and synchronous manner. If you do not need these operations to occur synchronously on the multiple processors, simply tie Pin 4 of the EZ-ICE header to ground.


Figure 8 JTAG Scan Path Connections for Multiple ADSP-21160 Systems

Figure 9 JTAG Clocktree for Multiple ADSP-21160 Systems

If synchronous multiprocessor operations are needed and CLKIN is connected, the header must be minimal. If the skew is too large, synchronous operations may be off by one or more cycles between processors. For synchronous multiprocessor operation TCK, TMS, CLKIN and EMU should be treated as critical signals in terms of skew, and should be laid out as short as possible on your board. If TCK, TMS and CLKIN are driving a large number of ADSP-21161 (more than eight) in your system, then treat them as a clock tree using multiple drivers to minimize skew. (See Figure 9)

If synchronous multiprocessor operations are not needed (i.e., CLKIN is not connected), just use appropriate parallel termination on TCK and TMS. TDI, TDO, EMU and TRST are not critical signals in terms of skew.

For complete information on the SHARC EZ-ICE, see the ADSP-21000 Family JTAG EZ-ICE User's Guide and Reference.

REV. PrE

ADSP-21160-SPECIFICATIONS

Note that component specifications are subject to change without notice.

Table 4 Recommended Operating Conditions

Signal	K Grade Parameter	Min	Max	Units
V_{DDINT}	Internal (Core) Supply Voltage, 80 MHz	2.37	2.63	V
V_{DDINT}	Internal (Core) Supply Voltage, 100 MHz	TBD	TBD	V
AV_{DD}	Analog (PLL) Supply Voltage, 80 MHz	2.37	2.63	V
AV_{DD}	Analog (PLL) Supply Voltage, 100 MHz	TBD	TBD	V
V_{DDEXT}	External (I/O) Supply Voltage	3.13	3.47	V
V_{IH1}	High Level Input Voltage[1], @ V_{DDEXT} = max	2.0	V_{DDEXT}+0.5	V
V_{IH2}	High Level Input Voltage[2], @ V_{DDEXT} = max	2.2	V_{DDEXT}+0.5	V
V_{IL}	Low Level Input Voltage[1,2], @ V_{DDEXT} = min	-0.5	0.8	V
T_{CASE}	Case Operating Temperature[3]	0	+85	°C

1. Applies to input and bidirectional pins: DATA63-0, ADDR31-0, $\overline{RDx}$, $\overline{WRx}$, ACK, $\overline{SBTS}$, $\overline{IRQ2-0}$, FLAG3-0, $\overline{HBG}$, $\overline{CS}$, $\overline{DMAR1}$, $\overline{DMAR2}$, $\overline{BR6-1}$, ID2-0, RPBA, $\overline{PA}$, BRST, TFS0, TFS1, RFS0, RFS1, LxDAT3-0, LxCLK, LxACK, EBOOT, LBOOT, $\overline{BMS}$, TMS, TDI, TCK, $\overline{HBR}$, DR0, DR1, TCLK0, TCLK1, RCLK0, RCLK1.
2. Applies to input pins: CLKIN, $\overline{RESET}$, $\overline{TRST}$.
3. See "Environmental Conditions" on page 59 for information on thermal specifications.

Table 5 Electrical Characteristics

Parameter		Test Conditions	Min	Max	Units
V_{OH}	High Level Output Voltage[1]	@ V_{DDEXT} = min, I_{OH} = -2.0 mA[2]	2.4		V
V_{OL}	Low Level Output Voltage[1]	@ V_{DDEXT} = min, I_{OL} = 4.0 mA[2]		0.4	V
I_{IH}	High Level Input Current[3,4]	@ V_{DDEXT} = max, V_{IN} = V_{DD} max		10	μA
I_{IL}	Low Level Input Current[3]	@ V_{DDEXT} = max, V_{IN} = 0 V		10	μA
I_{ILP}	Low Level Input Current[4]	@ V_{DDEXT} = max, V_{IN} = 0 V		150	μA
I_{OZH}	Three-State Leakage Current[5,6,7,8]	@ V_{DDEXT} = max, V_{IN} = V_{DD} max		10	μA
I_{OZL}	Three-State Leakage Current[5,9]	@ V_{DDEXT} = max, V_{IN} = 0 V		10	μA

Table 5 Electrical Characteristics (Continued)

Parameter		Test Conditions	Min	Max	Units
I_{OZHP}	Three-State Leakage Current[9]	@ V_{DDEXT} = max, V_{IN} = V_{DD} max		350	µA
I_{OZLAR}	Three-State Leakage Current[8]	@ V_{DDEXT} = max, V_{IN} = 0 V		4.2	mA
I_{OZLA}	Three-State Leakage Current[10]	@ V_{DDEXT} = max, V_{IN} = 1.5 V		350	µA
I_{OZLS}	Three-State Leakage Current[6]	@ V_{DDEXT} = max, V_{IN} = 0 V		150	µA
$I_{DD-INPEAK}$	Supply Current (Internal)[11]	t_{CCLK} = 12.5 ns, V_{DDINT} = max		1410	mA
$I_{DD-INHIGH}$	Supply Current (Internal)[12]	t_{CCLK} = 12.5 ns, V_{DDINT} = max		940	mA
$I_{DD-INLOW}$	Supply Current (Internal)[13]	t_{CCLK} = 12.5 ns, V_{DDINT} = max		TBD	mA
$I_{DD-IDLE}$	Supply Current (Idle)[14]	V_{DDINT} = max		90	mA
AI_{DD}	Supply Current (Analog)[15]	@AV_{DD} = max		10	mA
C_{IN}	Input Capacitance[16,17]	f_{IN}=1 MHz, T_{CASE}=25°C, V_{IN}=2.5V		4.7	pF

1. Applies to output and bidirectional pins: DATA63-0, ADDR31-0, $\overline{MS3-0}$, $\overline{RDx}$, $\overline{WRx}$, PAGE, CLKOUT, ACK, FLAG3-0, TIMEXP, $\overline{HBG}$, REDY, $\overline{DMAG1}$, $\overline{DMAG2}$, $\overline{BR6-1}$, $\overline{PA}$, BRST, $\overline{CIF}$, DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, LxDAT3-0, LxCLK, LxACK, $\overline{BMS}$, TDO, $\overline{EMU}$, ICSA.
2. See "Output Drive Currents" on page 53 for typical drive current capabilities.
3. Applies to input pins: ACK, $\overline{SBTS}$, $\overline{IRQ2-0}$, $\overline{HBR}$, $\overline{CS}$, $\overline{DMAR1}$, $\overline{DMAR2}$, ID2-0, RPBA, EBOOT, LBOOT, CLKIN, $\overline{RESET}$, TCK.
4. Applies to input pins with internal pull-ups: DR0, DR1, $\overline{TRST}$, TMS, TDI.
5. Applies to three-statable pins: DATA63-0, ADDR31-0, $\overline{MS3-0}$, $\overline{RDx}$, $\overline{WRx}$, PAGE, CLKOUT, ACK, FLAG3-0, REDY, $\overline{HBG}$, $\overline{DMAG1}$, $\overline{DMAG2}$, $\overline{BMS}$, $\overline{BR6-1}$, TFSX, RFSX, TDO, $\overline{EMU}$. (Note that ACK is pulled up internally with 2 kΩ during reset in a multiprocessor system, when ID2-0 = 001 and another ADSP-21160 is not requesting bus mastership.)
6. Applies to three-statable pins with internal pull-ups: DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1.
7. Applies to $\overline{PA}$ pin.
8. Applies to ACK pin when pulled up. (Note that ACK is pulled up internally with 2 kΩ during reset in a multiprocessor system, when ID2-0 = 001 and another ADSP-21160 is not requesting bus mastership).
9. Applies to three-statable pins with internal pull-downs: LxDAT7-0, LxCLK, LxACK.
10. Applies to ACK and $\overline{CIF}$ pins when keeper latch enabled.
11. The test program used to measure $I_{DDINPEAK}$ represents worst case processor operation and is not sustainable under normal application conditions. Actual internal power measurements made using typical applications are less than specified. For more information, see "Power Dissipation" on page 53.
12. $I_{DDINHIGH}$ is a composite average based on a range of high activity code. For more information, see "Power Dissipation" on page 53.
13. $I_{DDINLOW}$ is a composite average based on a range of low activity code. For more information, see "Power Dissipation" on page 53.
14. Idle denotes ADSP-21160 state during execution of IDLE instruction. For more information, see "Power Dissipation" on page 53.
15. Characterized, but not tested.
16. Applies to all signal pins.
17. Guaranteed, but not tested.

REV. PrE

Table 6 ABSOLUTE MAXIMUM RATINGS[1]

Parameter	Absolute Maximum Rating
Internal (Core) Supply Voltage (V_{DDINT})	-0.3 V to +3.0 V
Analog (PLL) Supply Voltage (AV_{DD})	-0.3 V to +3.0 V
External (I/O) Supply Voltage (V_{DDEXT})	-0.3 V to +4.6 V
Input Voltage	-0.5 V to V_{DDEXT} + 0.5 V
Output Voltage Swing	-0.5 V to V_{DDEXT} + 0.5 V
Load Capacitance	200 pF
Storage Temperature Range	-65°C to +150°C
Lead Temperature (5 seconds)	+185°C

1. Stresses greater than those listed above may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD Sensitivity

CAUTION: ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADSP-21160 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

TIMING SPECIFICATIONS

The ADSP-21160's internal clock switches at higher frequencies than the system input clock (CLKIN). To generate the internal clock, the DSP uses an internal phase-locked loop (PLL). This PLL-based clocking minimizes the skew between the system clock (CLKIN) signal and the DSP's internal clock (the clock source for the external port logic and I/O pads).

The ADSP-21160's internal clock (a multiple of CLKIN) provides the clock signal for timing internal memory, processor core, link ports, serial ports, and external port (as required for read/write strobes in asynchronous access mode). During reset, program the ratio between the DSP's internal clock frequency and external (CLKIN) clock frequency with the CLK_CFG3-0 pins. Even though the internal clock is the clock source for the external port, the external port clock always switches at the CLKIN frequency. To determine switching frequencies for the serial and link ports, divide down the internal clock, using the programmable divider control of each port (TDIVx/RDIVx for the serial ports and LxCLKD1-0 for the link ports).

Note the following definitions of various clock periods that are a function of CLKIN and the appropriate ratio control:

$$t_{CCLK} = (t_{CK}) / CR$$

$$t_{LCLK} = (t_{CCLK}) * LR$$

$$t_{SCLK} = (t_{CCLK}) * SR$$

where:

LCLK = Link port clock

SCLK = Serial port clock

t_{CK} = CLKIN clock period

t_{CCLK} = (processor) core clock period

t_{LCLK} = link port clock period

t_{SCLK} = serial port clock period

CR = core/CLKIN ratio (2, 3, or 4:1, determined by CLK_CFG3-0 at reset)

LR = link port/core clock ratio (1, 2, 3, or 4:1, determined by LxCLKD)

SR = serial port/core clock ratio (wide range, determined by xCLKDIV)

Use the exact timing information given. Do not attempt to derive parameters from the addition or subtraction of others. While addition or subtraction would yield meaningful results for an individual device, the values given in this data sheet reflect statistical variations and worst cases. Consequently, it is not meaningful to add parameters to derive longer times.

See Figure 32 under Test Conditions for voltage reference levels.

Switching Characteristics specify how the processor changes its signals. Circuitry external to the processor must be designed for compatibility with these signal characteristics. Switching characteristics describe what the processor will do in a given circumstance. Use switching characteristics to ensure that any timing requirement of a device connected to the processor (such as memory) is satisfied.

Timing Requirements apply to signals that are controlled by circuitry external to the processor, such as the data input for a read operation. Timing requirements guarantee that the processor operates correctly with other devices.

REV. PrE

Table 7 Clock Input

Parameter		100 MHz		80 MHz		Units
		Min	Max	Min	Max	
Timing Requirements						
t_{CK}	CLKIN Period	20	100	25	100	ns
t_{CKL}	CLKIN Width Low	8	40	10.5	40	ns
t_{CKH}	CLKIN Width High	8	40	10.5	40	ns
t_{CKRF}	CLKIN Rise/Fall (0.4V-2.0V)		3		3	ns

Figure 10 Clock Input

Table 8 Reset

Parameter		Min	Max	Units
Timing Requirements				
t_{WRST}	RESET Pulse Width Low[1]	$4t_{CK}$		ns
t_{SRST}	RESET Setup Before CLKIN High[2]	5		ns

1. Applies after the power-up sequence is complete. At power-up, the processor's internal phase-locked loop requires no more than 100 μs while RESET is low, assuming stable VDD and CLKIN (not including start-up time of external clock oscillator).
2. Only required if multiple ADSP-21160s must come out of reset synchronous to CLKIN with program counters (PC) equal. Not required for multiple ADSP-21160s communicating over the shared bus (through the external port), because the bus arbitration logic synchronizes itself automatically after reset.


Figure 11 Reset

Table 9 Interrupts

Parameter		Min	Max	Units
Timing Requirements				
t_{SIR}	$\overline{IRQ2\text{-}0}$ Setup Before CLKIN High[1]	6		ns
t_{HIR}	$\overline{IRQ2\text{-}0}$ Hold After CLKIN High[1]	0		ns
t_{IPW}	$\overline{IRQ2\text{-}0}$ Pulse Width[2]	$2 + t_{CK}$		ns

1. Only required for IRQx recognition in the following cycle.
2. Applies only if t_{SIR} and t_{HIR} requirements are not met.

Figure 12 Interrupts

Table 10 Timer

Parameter		Min	Max	Units
Switching Characteristic				
t_{DTEX}	CLKIN High to TIMEXP	1	7	ns

Figure 13 Timer

REV. PrE

Table 11 Flags

Parameter		Min	Max	Units
Timing Requirement				
t_{SFI}	FLAG3-0IN Setup Before CLKIN High[1]	4		ns
t_{HFI}	FLAG3-0IN Hold After CLKIN High[1]	1		ns
t_{DWRFI}	FLAG3-0IN Delay After $\overline{RDx}/\overline{WRx}$ Low[1]		TBD	ns
t_{HFIWR}	FLAG3-0IN Hold After $\overline{RDx}/\overline{WRx}$ Deasserted[1]	TBD		ns
Switching Characteristics				
t_{DFO}	FLAG3-0OUT Delay After CLKIN High		9	ns
t_{HFO}	FLAG3-0OUT Hold After CLKIN High	1		ns
t_{DFOE}	CLKIN High to FLAG3-0OUT Enable	1		ns
t_{DFOD}	CLKIN High to FLAG3-0OUT Disable		5	ns

1. Flag inputs meeting these setup and hold times for instruction cycle N will affect conditional instructions in instruction cycle N+2.


Figure 14 Flags

Memory Read--Bus Master

Use these specifications for asynchronous interfacing to memories (and memory-mapped peripherals) without reference to CLKIN. These specifications apply when the ADSP-21160 is the bus master accessing external memory space in asynchronous access mode. Note that timing for ACK, DATA, $\overline{RDx}$, $\overline{WRx}$, and $\overline{DMAG}$ strobe timing parameters only apply to asynchronous access mode.

Table 12 Memory Read--Bus Master

Parameter		Min	Max	Units
Timing Requirements:				
t_{DAD}	Address, $\overline{CIF}$, Selects Delay to Data Valid[1,2]		$t_{CK}-.25t_{CCLK}-11+W$	ns
t_{DRLD}	$\overline{RDx}$ Low to Data Valid[1,3]		$.75t_{CK}-11+W$	ns
t_{HDA}	Data Hold from Address, Selects[4]	0		ns
t_{SDS}	Data Setup to $\overline{RDx}$ High	2		ns
t_{HDRH}	Data Hold from $\overline{RDx}$ High[3,4]	1		ns
t_{DAAK}	ACK Delay from Address, Selects[2,5]		$t_{CK}-.5t_{CCLK}-12+W$	ns
t_{DSAK}	ACK Delay from $\overline{RDx}$ Low[3,5]		$t_{CK}-.75t_{CCLK}-11+W$	ns
t_{SAKC}	ACK Setup to CLKIN[3,5]	$.5t_{CCLK}+3$		ns
t_{HAKC}	ACK Hold After CLKIN[3]	1		ns
Switching Characteristics				
t_{DRHA}	Address, $\overline{CIF}$, Selects Hold After $\overline{RDx}$ High[3]	$.25t_{CCLK}-1+H$		ns
t_{DARL}	Address, $\overline{CIF}$, Selects to $\overline{RDx}$ Low[2]	$.25t_{CCLK}-1$		ns
t_{RW}	$\overline{RDx}$ Pulse Width[3]	$t_{CK}-.5t_{CCLK}-1+W$		ns
t_{RWR}	$\overline{RDx}$ High to $\overline{WRx}$, $\overline{RDx}$, $\overline{DMAGx}$ Low[3]	$.5t_{CCLK}-1+HI$		ns

W = (number of wait states specified in WAIT register) × t_{CK}.
HI = t_{CK} (if an address hold cycle or bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0).
H = t_{CK} (if an address hold cycle occurs as specified in WAIT register; otherwise H = 0).

1. Data Delay/Setup: User must meet t_{DAD}, t_{DRLD}, or t_{SDS}.
2. The falling edge of $\overline{MSx}$, $\overline{BMS}$ is referenced.
3. Note that timing for ACK, DATA, $\overline{RDx}$, $\overline{WRx}$, and $\overline{DMAG}$ strobe timing parameters only apply to asynchronous access mode.
4. Data Hold: User must meet t_{HDA} or t_{HDRH} in asynchronous access mode. See "Example System Hold Time Calculation" on page 56 for the calculation of hold times given capacitive and dc loads.
5. ACK Delay/Setup: User must meet t_{DAAK}, t_{DSAK}, or t_{SAKC} for deassertion of ACK (Low), all three specifications must be met for assertion of ACK (High).

REV. PrE

Figure 15 Memory Read--Bus Master

Memory Write--Bus Master

Use these specifications for asynchronous interfacing to memories (and memory-mapped peripherals) without reference to CLKIN. These specifications apply when the ADSP-21160 is the bus master accessing external memory space in asynchronous access mode. Note that timing for ACK, DATA, $\overline{RDx}$, $\overline{WRx}$, and $\overline{DMAG}$ strobe timing parameters only apply to asynchronous access mode.

Table 13 Memory Write--Bus Master

Parameter		Min	Max	Units
Timing Requirements				
t_{DAAK}	ACK Delay from Address, Selects[1,2]		$t_{CK}-.5t_{CCLK}-12+W$	ns
t_{DSAK}	ACK Delay from $\overline{WRx}$ Low[1,3]		$t_{CK}-.75t_{CCLK}-11+W$	ns
t_{SAKC}	ACK Setup to CLKIN[1,3]	$.5t_{CCLK}+3$		ns
t_{HAKC}	ACK Hold After CLKIN[1,3]	1		ns
Switching Characteristics				
t_{DAWH}	Address, $\overline{CIF}$, Selects to $\overline{WRx}$ Deasserted[2,3]	$t_{CK}-.25t_{CCLK}-2+W$		ns
t_{DAWL}	Address, $\overline{CIF}$, Selects to $\overline{WRx}$ Low[2]	$.25t_{CCLK}-2$		ns
t_{WW}	$\overline{WRx}$ Pulse Width[3]	$t_{CK}-.5t_{CCLK}-1+W$		ns
t_{DDWH}	Data Setup before $\overline{WRx}$ High[3]	$t_{CK}-.25t_{CCLK}-12.5+W$		ns
t_{DWHA}	Address Hold after $\overline{WRx}$ Deasserted[3]	$.25t_{CCLK}-1+H$		ns
t_{DWHD}	Data Hold after $\overline{WRx}$ Deasserted[3]	$.25t_{CCLK}-1+H$		ns
t_{DATRWH}	Data Disable after $\overline{WRx}$ Deasserted[3,4]	$.25t_{CCLK}-1+H$	$.25t_{CCLK}+2+H$	ns
t_{WWR}	$\overline{WRx}$ High to $\overline{WRx}$, $\overline{RDx}$, $\overline{DMAGx}$ Low[3]	$.5t_{CCLK}-1+HI$		ns
t_{DDWR}	Data Disable before $\overline{WRx}$ or $\overline{RDx}$ Low	$.25t_{CCLK}-1+I$		ns
t_{WDE}	$\overline{WRx}$ Low to Data Enabled	$-.25t_{CCLK}-1$		ns
W = (number of wait states specified in WAIT register) $\times$ t_{CK}. H = t_{CK} (if an address hold cycle occurs, as specified in WAIT register; otherwise H = 0). HI = t_{CK} (if an address hold cycle or bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0). I = t_{CK} (if a bus idle cycle occurs, as specified in WAIT register; otherwise I = 0).				

1. ACK Delay/Setup: User must meet t_{DAAK} or t_{DSAK} or t_{SAKC} for deassertion of ACK (Low), all three specifications must be met for assertion of ACK (High).
2. The falling edge of $\overline{MSx}$, $\overline{BMS}$ is referenced.
3. Note that timing for ACK, DATA, $\overline{RDx}$, $\overline{WRx}$, and $\overline{DMAG}$ strobe timing parameters only apply to asynchronous access mode.
4. See "Example System Hold Time Calculation" on page 56 for calculation of hold times given capacitive and dc loads.

REV. PrE

Figure 16 Memory Write--Bus Master

Synchronous Read/Write--Bus Master

Use these specifications for interfacing to external memory systems that require CLKIN--relative timing or for accessing a slave ADSP-21160 (in multiprocessor memory space). These synchronous switching characteristics are also valid during asynchronous memory reads and writes except where noted (see "Memory Read--Bus Master" on page 28 and "Memory Write--Bus Master" on page 30). When accessing a slave ADSP-21160, these switching characteristics must meet the slave's timing requirements for synchronous read/writes (see "Synchronous Read/Write--Bus Slave" on page 34). The slave ADSP-21160 must also meet these (bus master) timing requirements for data and acknowledge setup and hold times.

Table 14 Synchronous Read/Write--Bus Master

Parameter		Min	Max	Units
Timing Requirements				
t_{SSDATI}	Data Setup Before CLKIN[1]	4.5		ns
t_{HSDATI}	Data Hold After CLKIN[1]	1		ns
t_{SACKC}	ACK Setup Before CLKIN[1]	$.5t_{CCLK}+3$		ns
t_{HACKC}	ACK Hold After CLKIN[1]	1		ns
Switching Characteristics				
t_{DADDO}	Address, $\overline{MSx}$, $\overline{BMS}$, BRST, $\overline{CIF}$ Delay After CLKIN		10	ns
t_{HADDO}	Address, $\overline{MSx}$, $\overline{BMS}$, BRST, $\overline{CIF}$ Hold After CLKIN	1.5		ns
t_{DPGO}	PAGE Delay After CLKIN	1.5	11	ns
t_{DRDO}	$\overline{RDx}$ High Delay After CLKIN[1]	$.25t_{CCLK}-1$	$.25t_{CCLK}+9$	ns
t_{DWRO}	$\overline{WRx}$ High Delay After CLKIN[1]	$.25t_{CCLK}-1$	$.25t_{CCLK}+9$	ns
t_{DRWL}	$\overline{RDx}/\overline{WRx}$ Low Delay After CLKIN	$.25t_{CCLK}-1$	$.25t_{CCLK}+9$	ns
t_{DDATO}	Data Delay After CLKIN		12.5	ns
t_{HDATO}	Data Hold After CLKIN	1.5		ns
t_{DACKMO}	ACK Delay After CLKIN[2]	$.25t_{CCLK}+3$	$.25t_{CCLK}+9$	ns
t_{ACKMTR}	ACK Disable Before CLKIN[2]	$.25t_{CCLK}-3$		ns
t_{DCKOO}	CLKOUT Delay After CLKIN	TBD	TBD	ns
t_{CKOP}	CLKOUT Period	t_{CK}	t_{CK}[3]	ns
t_{CKWH}	CLKOUT Width High	$t_{CK}/2 - 2$	$t_{CK}/2 + 2$[3]	ns
t_{CKWL}	CLKOUT Width Low	$t_{CK}/2 - 2$	$t_{CK}/2 + 2$[3]	ns

1. Note that timing for ACK, DATA, $\overline{RDx}$, $\overline{WRx}$, and $\overline{DMAG}$ strobe timing parameters only applies to synchronous access mode.
2. Applies to broadcast write, master precharge of ACK.
3. Applies only when the DSP drives a bus operation; CLKOUT held inactive or three-state otherwise, For more information, see the System Design chapter in the ADSP-21160 SHARC DSP Technical Reference.

Figure 17 Synchronous Read/Write--Bus Master

Synchronous Read/Write--Bus Slave

Use these specifications for ADSP-21160 bus master accesses of a slave's IOP registers or internal memory (in multiprocessor memory space). The bus master must meet these (bus slave) timing requirements.

Table 15 Synchronous Read/Write--Bus Slave

| Parameter		Min	Max	Units
Timing Requirements:				
t_{SADDI}	Address, BRST Setup Before CLKIN	5		ns
t_{HADDI}	Address, BRST Hold After CLKIN	1		ns
t_{SRWI}	$\overline{RDx}/\overline{WRx}$ Setup Before CLKIN	5		ns
t_{HRWI}	$\overline{RDx}/\overline{WRx}$ Hold After CLKIN	1		ns
t_{SSDATI}	Data Setup Before CLKIN	4.5		ns
t_{HSDATI}	Data Hold After CLKIN	1		ns
Switching Characteristics				
t_{DDATO}	Data Delay After CLKIN		12.5	ns
t_{HDATO}	Data Hold After CLKIN	1.5		ns
t_{DACKC}	ACK Delay After CLKIN		10	ns
t_{HACKO}	ACK Hold After CLKIN	1.5		ns

REV. PrE

Figure 18 Synchronous Read/Write--Bus Slave

Multiprocessor Bus Request and Host Bus Request

Use these specifications for passing of bus mastership between multiprocessing ADSP-21160s ($\overline{BRx}$) or a host processor ($\overline{HBR}$, $\overline{HBG}$).

Table 16　Multiprocessor Bus Request and Host Bus Request

Parameter		Min	Max	Units
Timing Requirements:				
$t_{HBGRCSV}$	$\overline{HBG}$ Low to $\overline{RDx}$/$\overline{WRx}$/$\overline{CS}$ Valid[1]	TBD	TBD	ns
t_{SHBRI}	$\overline{HBR}$ Setup Before CLKIN[2]	6		ns
t_{HHBRI}	$\overline{HBR}$ Hold After CLKIN[2]	1		ns
t_{SHBGI}	$\overline{HBG}$ Setup Before CLKIN	6		ns
t_{HHBGI}	$\overline{HBG}$ Hold After CLKIN High	1		ns
t_{SBRI}	$\overline{BRx}$, $\overline{PA}$ Setup Before CLKIN	9		ns
t_{HBRI}	$\overline{BRx}$, $\overline{PA}$ Hold After CLKIN High	1		ns
t_{SPAI}	$\overline{PA}$ Setup Before CLKIN	9		ns
t_{HPAI}	$\overline{PA}$ Hold After CLKIN High	1		ns
t_{SRPBAI}	RPBA Setup Before CLKIN	6		ns
t_{HRPBAI}	RPBA Hold After CLKIN	2		ns
Switching Characteristics				
t_{DHBGO}	$\overline{HBG}$ Delay After CLKIN		TBD	ns
t_{HHBGO}	$\overline{HBG}$ Hold After CLKIN	TBD		ns
t_{DBRO}	$\overline{BRx}$ Delay After CLKIN		8	ns
t_{HBRO}	$\overline{BRx}$ Hold After CLKIN	1.5		ns
t_{DPASO}	$\overline{PA}$ Delay After CLKIN, Slave		8	ns
t_{TRPAS}	$\overline{PA}$ Disable After CLKIN, Slave	1.5		ns
t_{DPAMO}	$\overline{PA}$ Delay After CLKIN, Master		$.25t_{CCLK}+9$	ns
t_{PATR}	$\overline{PA}$ Disable Before CLKIN, Master	$.25t_{CCLK}-1$		ns
t_{DRDYCS}	REDY (O/D) or (A/D) Low from $\overline{CS}$ and $\overline{HBR}$ Low[3]		TBD	ns
t_{TRDYHG}	REDY (O/D) Disable or REDY (A/D) High from $\overline{HBG}$[3]	TBD		ns
t_{ARDYTR}	REDY (A/D) Disable from $\overline{CS}$ or $\overline{HBR}$ High[3]		TBD	ns
See notes on				

REV. PrE

1. For first asynchronous access after $\overline{HBR}$ and $\overline{CS}$ asserted, ADDR31-0 must be a non-MMS value (TBD) before $\overline{RDx}$ or $\overline{WRx}$ goes low or by $t_{HBGRCSV}$ after $\overline{HBG}$ goes low. This is easily accomplished by driving an upper address signal high when $\overline{HBG}$ is asserted. See the "Host Processor Control of the ADSP-21160" section in the ADSP-2116x SHARC Technical Specification.
2. Only required for recognition in the current cycle.
3. (O/D) = open drain, (A/D) = active drive.

Figure 19 Multiprocessor Bus Request and Host Bus Request

Asynchronous Read/Write--Host to ADSP-21160

Use these specifications (continues on) for asynchronous host processor accesses of an ADSP-21160, after the host has asserted $\overline{CS}$ and $\overline{HBR}$ (low). After $\overline{HBG}$ is returned by the ADSP-21160, the host can drive the $\overline{RDx}$ and $\overline{WRx}$ pins to access the ADSP-21160's internal memory or IOP registers. $\overline{HBR}$ and $\overline{HBG}$ are assumed low for this timing.

Table 17 Write Cycle (Synchronous REDY)

Parameter		Min	Max	Units
Switching Characteristics				
t_{SRDYCK}	REDY (O/D) or (A/D) Disable to CLKIN	TBD	TBD	ns

Figure 20 Synchronous REDY Timing

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing.   REV. PrE

Table 18 Read Cycle

Parameter		Min	Max	Units
Timing Requirements				
t_{SADRDL}	Address Setup/$\overline{CS}$ Low Before $\overline{RDx}$ Low[1]	0		ns
t_{HADRDH}	Address Hold/$\overline{CS}$ Hold Low After $\overline{RDx}$	0		ns
t_{WRWH}	$\overline{RDx}$/$\overline{WRx}$ High Width	5		ns
$t_{DRDHRDY}$	$\overline{RDx}$ High Delay After REDY (O/D) Disable	0		ns
$t_{DRDHRDY}$	$\overline{RDx}$ High Delay After REDY (A/D) Disable	0		ns
Switching Characteristics				
$t_{SDATRDY}$	Data Valid Before REDY Disable from Low	2		ns
$t_{DRDYRDL}$	REDY (O/D) or (A/D) Low Delay After $\overline{RDx}$ Low		10	ns
t_{RDYPRD}	REDY (O/D) or (A/D) Low Pulse Width for Read	$2t_{CK}$		ns
t_{HDARWH}	Data Disable After $\overline{RDx}$ High	2	TBD	ns

1. Not required if $\overline{RDx}$ and address are valid $t_{HBGRCSV}$ after $\overline{HBG}$ goes low. For first access after $\overline{HBR}$ asserted, ADDR31-0 must be a non-MMS value (TBD) before $\overline{RDx}$ or $\overline{WRx}$ goes low or by $t_{HBGRCSV}$ after $\overline{HBG}$ goes low. This is easily accomplished by driving an upper address signal high when $\overline{HBG}$ is asserted. See the "Host Processor Control of the ADSP-21160" section in the ADSP-2116x SHARC Technical Specification.

READ CYCLE

Figure 21 Asynchronous Read--Host to ADSP-21160

Table 19 Write Cycle

| Parameter		Min	Max	Units
Timing Requirements				
t_{SCSWRL}	$\overline{CS}$ Low Setup Before $\overline{WRx}$ Low	0		ns
t_{HCSWRH}	$\overline{CS}$ Low Hold After $\overline{WRx}$ High	0		ns
t_{SADWRH}	Address Setup Before $\overline{WRx}$ High	5		ns
t_{HADWRH}	Address Hold After $\overline{WRx}$ High	2		ns
t_{WWRL}	$\overline{WRx}$ Low Width	7		ns
t_{WRWH}	$\overline{RDx}/\overline{WRx}$ High Width	5		ns
$t_{DWRHRDY}$	$\overline{WRx}$ High Delay After REDY (O/D) or (A/D) Disable	0		ns
t_{SDATWH}	Data Setup Before $\overline{WRx}$ High	5		ns
t_{HDATWH}	Data Hold After $\overline{WRx}$ High	1		ns
Switching Characteristics				
$t_{DRDYWRL}$	REDY (O/D) or (A/D) Low Delay After $\overline{WRx}/\overline{CS}$ Low		10	ns
t_{RDYPWR}	REDY (O/D) or (A/D) Low Pulse Width for Write	TBD		ns

Figure 22 Asynchronous Write--Host to ADSP-21160

REV. PrE

Three-State Timing--Bus Master, Bus Slave, HBR, SBTS

These specifications show how the memory interface is disabled (stops driving) or enabled (resumes driving) relative to CLKIN and the $\overline{\text{SBTS}}$ pin. This timing is applicable to bus master transition cycles (BTC) and host transition cycles (HTC) as well as the $\overline{\text{SBTS}}$ pin.

Table 20 Three-State Timing--Bus Slave, $\overline{\text{HBR}}$, $\overline{\text{SBTS}}$

Parameter		Min	Max	Units
Timing Requirements				
t_{STSCK}	$\overline{\text{SBTS}}$ Setup Before CLKIN	6		ns
t_{HTSCK}	$\overline{\text{SBTS}}$ Hold After CLKIN	1		ns
Switching Characteristics				
t_{MIENA}	Address/Select Enable After CLKIN	1.5	9	ns
t_{MIENS}	Strobes Enable After CLKIN[1]	1.5	5	ns
t_{MIENHG}	$\overline{\text{HBG}}$ Enable After CLKIN	1.5	9	ns
t_{MITRA}	Address/Select Disable After CLKIN	$.5t_{CK}+1$	$.5t_{CK}+5$	ns
t_{MITRS}	Strobes Disable After CLKIN[1]	$t_{CK}-.25t_{CCLK}$	$t_{CK}-.25t_{CCLK}+5$	ns
t_{MITRHG}	$\overline{\text{HBG}}$ Disable After CLKIN	1.5	5	ns
t_{DATEN}	Data Enable After CLKIN[2]	1.5	9	ns
t_{DATTR}	Data Disable After CLKIN[2]	1.5	5	ns
t_{ACKEN}	ACK Enable After CLKIN[2]	1.5	9	ns
t_{ACKTR}	ACK Disable After CLKIN[2]	1.5	5	ns
t_{CDCEN}	CLKOUT Enable After CLKIN	1.5	9	ns
t_{CDCTR}	CLKOUT Disable After CLKIN	$.5t_{CK}+1$	$.5t_{CK}+5$	ns
t_{MTRHBG}	Memory Interface Disable Before $\overline{\text{HBG}}$ Low[3]	$.5t_{CK}-4$	TBD	ns
t_{MENHBG}	Memory Interface Enable After $\overline{\text{HBG}}$ High[3]	$t_{CK}-5$	TBD	ns

1. Strobes = $\overline{\text{RDx}}$, $\overline{\text{WRx}}$, $\overline{\text{DMAGx}}$.
2. In addition to bus master transition cycles, these specs also apply to bus master and bus slave synchronous read/write.
3. Memory Interface = Address, $\overline{\text{RDx}}$, $\overline{\text{WRx}}$, $\overline{\text{MSx}}$, PAGE, $\overline{\text{DMAGx}}$, $\overline{\text{BMS}}$ (in EPROM boot mode).

MEMORY INTERFACE = ADDRESS, $\overline{RDX}$, $\overline{WRX}$, $\overline{MSx}$, $\overline{CIF}$, $\overline{HBG}$, PAGE, $\overline{DMAGx}$, $\overline{BMS}$ (IN EPROM BOOT MODE)

Figure 23 Three-State Timing

DMA Handshake

These specifications describe the three DMA handshake modes. In all three modes $\overline{DMAR}$ is used to initiate transfers. For handshake mode, $\overline{DMAG}$ controls the latching or enabling of data externally. For external handshake mode, the data transfer is controlled by the ADDR31-0, $\overline{RDx}$, $\overline{WRx}$, PAGE, $\overline{MS3-0}$, ACK, and $\overline{DMAG}$ signals. For Paced Master mode, the data transfer is controlled by ADDR31-0, $\overline{RDx}$, $\overline{WRx}$, $\overline{MS3-0}$, and ACK (not $\overline{DMAG}$). For Paced Master mode, the Memory Read-Bus Master, Memory Write-Bus Master, and Synchronous Read/Write-Bus Master timing specifications for ADDR31-0, $\overline{RDx}$, $\overline{WRx}$, $\overline{MS3-0}$, PAGE, DATA63-0, and ACK also apply.

Table 21 DMA Handshake

Parameter		Min	Max	Units
Timing Requirements				
t_{SDRC}	$\overline{DMARx}$ Setup Before CLKIN[1]	3		ns
t_{WDR}	$\overline{DMARx}$ Width Low (Nonsynchronous)	$.5t_{CK}+1$		ns
$t_{SDATDGL}$	Data Setup After $\overline{DMAGx}$ Low[2]		$.75t_{CK}-7$	ns
$t_{HDATIDG}$	Data Hold After $\overline{DMAGx}$ High	2		ns

    REV. PrE

Table 21 DMA Handshake (Continued)

Parameter		Min	Max	Units
t_{DATDRH}	Data Valid After $\overline{DMARx}$ High[2]		TBD	ns
t_{DMARLL}	$\overline{DMARx}$ Low Edge to Low Edge[3]	t_{CK}		ns
t_{DMARH}	$\overline{DMARx}$ Width High	$.5t_{CK}+1$		ns
Switching Characteristics				
t_{DDGL}	$\overline{DMAGx}$ Low Delay After CLKIN	$.25t_{CCLK}+1$	$.25t_{CCLK}+9$	ns
t_{WDGH}	$\overline{DMAGx}$ High Width	$.5t_{CCLK}-1+HI$		ns
t_{WDGL}	$\overline{DMAGx}$ Low Width	$t_{CK}-.5t_{CCLK}-1$		ns
t_{HDGC}	$\overline{DMAGx}$ High Delay After CLKIN	$t_{CK}-.25t_{CCLK}+1.5$	$t_{CK}-.25t_{CCLK}+9$	ns
$t_{VDATDGH}$	Data Valid Before $\overline{DMAGx}$ High[4]	$t_{CK}-.25t_{CCLK}-8$	$t_{CK}-.25t_{CCLK}+5$	ns
$t_{DATRDGH}$	Data Disable After $\overline{DMAGx}$ High[5]	$.25t_{CCLK}+1.5$	$.25t_{CCLK}+1.5$	ns
t_{DGWRL}	$\overline{WRx}$ Low Before $\overline{DMAGx}$ Low	-1	1	ns
t_{DGWRH}	$\overline{DMAGx}$ Low Before $\overline{WRx}$ High	$t_{CK}-.5t_{CCLK}-2+W$		ns
t_{DGWRR}	$\overline{WRx}$ High Before $\overline{DMAGx}$ High[6]	-1	1	ns
t_{DGRDL}	$\overline{RDx}$ Low Before $\overline{DMAGx}$ Low	-1	1	ns
t_{DRDGH}	$\overline{RDx}$ Low Before $\overline{DMAGx}$ High	$t_{CK}-.5t_{CCLK}-2+W$		ns
t_{DGRDR}	$\overline{RDx}$ High Before $\overline{DMAGx}$ High[6]	-1	1	ns
t_{DGWR}	$\overline{DMAGx}$ High to $\overline{WRx}$, $\overline{RDx}$, $\overline{DMAGx}$ Low	$.5t_{CCLK}-1+HI$		ns
t_{DADGH}	Address/Select Valid to $\overline{DMAGx}$ High	TBD		ns
t_{DDGHA}	Address/Select Hold after $\overline{DMAGx}$ High	TBD		ns
W = (number of wait states specified in WAIT register) $\times$ t_{CK}. HI = t_{CK} (if data bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0).				

1. Only required for recognition in the current cycle.

2. $t_{SDATDGL}$ is the data setup requirement if $\overline{DMARx}$ is not being used to hold off completion of a write. Otherwise, if $\overline{DMARx}$ low holds off completion of the write, the data can be driven t_{DATDRH} after $\overline{DMARx}$ is brought high.

3. Use t_{DMARLL} if $\overline{DMARx}$ transitions synchronous with CLKIN. Otherwise, use t_{WDR} and t_{DMARH}.

4. $t_{VDATDGH}$ is valid if $\overline{DMARx}$ is not being used to hold off completion of a read. If $\overline{DMARx}$ is used to prolong the read, then $t_{VDATDGH} = t_{CK} - .25t_{CCLK} - 8 + (n \times t_{CK})$ where n equals the number of extra cycles that the access is prolonged.

5. See for calculation of hold times given capacitive and dc loads.

6. This parameter applies for synchronous access mode only.

Figure 24 DMA Handshake Timing

This information applies to a product under development. Its characteristics and specifications are subject to change without notice. Analog Devices assumes no obligation regarding future manufacturing unless otherwise agreed to in writing.

REV. PrE

Link Ports

Calculation of link receiver data setup and hold relative to link clock is required to determine the maximum allowable skew that can be introduced in the transmission path between LDATA and LCLK. Setup skew is the maximum delay that can be introduced in LDATA relative to LCLK, (setup skew = $t_{LCLKTWH}$ min − t_{DLDCH} − t_{SLDCL}). Hold skew is the maximum delay that can be introduced in LCLK relative to LDATA, (hold skew = $t_{LCLKTWL}$ min − t_{HLDCH} − t_{HLDCL}). Calculations made directly from speed specifications will result in unrealistically small skew times because they include multiple tester guardbands. The setup and hold skew times shown below are calculated to include only one tester guardband.

ADSP-21160 Setup Skew = TBD ns max

ADSP-21160 Hold Skew = TBD ns max

Note that there is a 2 cycle effect latency between the link port enable instruction and the DSP enabling the link port.

Table 22 Link Ports Receive

Parameter		Min	Max	Units
Timing Requirements				
t_{SLDCL}	Data Setup Before LCLK Low	2		ns
t_{HLDCL}	Data Hold After LCLK Low	2		ns
t_{LCLKIW}	LCLK Period	t_{LCLK}		ns
$t_{LCLKRWL}$	LCLK Width Low	3.5		ns
$t_{LCLKRWH}$	LCLK Width High	3.5		ns
Switching Characteristics				
t_{DLALC}	LACK Low Delay After LCLK High[1]	TBD	TBD	ns

1. LACK goes low with t_{DLALC} relative to rise of LCLK after first nibble, but doesn't go low if the receiver's link buffer is not about to fill.


Figure 25 Link Ports—Receive

Table 23 Link Ports Transmit

| Parameter		Min	Max	Units
Timing Requirements				
t_{SLACH}	LACK Setup Before LCLK High	15		ns
t_{HLACH}	LACK Hold After LCLK High	−2		ns
Switching Characteristics				
t_{DLDCH}	Data Delay After LCLK High		2	ns
t_{HLDCH}	Data Hold After LCLK High	−2		ns
$t_{LCLKTWL}$	LCLK Width Low	$.5t_{LCLK}-1$	$.5t_{LCLK}+1$	ns
$t_{LCLKTWH}$	LCLK Width High	$.5t_{LCLK}-1$	$.5t_{LCLK}+1$	ns
t_{DLACLK}	LCLK Low Delay After LACK High	$.5t_{LCLK}+5$	$3t_{LCLK}+11$	ns

Figure 26 Link Ports—Transmit

REV. PrE

Serial Ports

To determine whether communication is possible between two devices at clock speed n, the following specifications must be confirmed: 1) frame sync delay & frame sync setup and hold, 2) data delay & data setup and hold, and 3) SCLK width.

Table 24 Serial Ports—External Clock

Parameter		Min	Max	Units
Timing Requirements				
t_{SFSE}	TFS/RFS Setup Before TCLK/RCLK[1]	3.5		ns
t_{HFSE}	TFS/RFS Hold After TCLK/RCLK[1,2]	4		ns
t_{SDRE}	Receive Data Setup Before RCLK[1]	1.5		ns
t_{HDRE}	Receive Data Hold After RCLK[1]	4		ns
t_{SCLKW}	TCLK/RCLK Width	9		ns
t_{SCLK}	TCLK/RCLK Period	$2t_{CCLK}$		ns

1. Referenced to sample edge.
2. RFS hold after RCK when MCE = 1, MFD = 0 is 0 ns minimum from drive edge. TFS hold after TCK for late external TFS is 0 ns minimum from drive edge.

Table 25 Serial Ports—Internal Clock

Parameter		Min	Max	Units
Timing Requirements				
t_{SFSI}	TFS Setup Before TCLK[1]; RFS Setup Before RCLK[1]	8		ns
t_{HFSI}	TFS/RFS Hold After TCLK/RCLK[1,2]	1		ns
t_{SDRI}	Receive Data Setup Before RCLK[1]	3		ns
t_{HDRI}	Receive Data Hold After RCLK[1]	3		ns

1. Referenced to sample edge.
2. RFS hold after RCK when MCE = 1, MFD = 0 is 0 ns minimum from drive edge. TFS hold after TCK for late external TFS is 0 ns minimum from drive edge.

Table 26 Serial Ports—External or Internal Clock

Parameter		Min	Max	Units
Switching Characteristics				
t_{DFSE}	RFS Delay After RCLK (Internally Generated RFS)[1]		13	ns
t_{HOFSE}	RFS Hold After RCLK (Internally Generated RFS)[1]	3		ns

1. Referenced to drive edge.

Table 27 Serial Ports—External Clock

Parameter		Min	Max	Units
Switching Characteristics				
t_{DFSE}	TFS Delay After TCLK (Internally Generated TFS)[1]		13	ns
t_{HOFSE}	TFS Hold After TCLK (Internally Generated TFS)[1]	3		ns
t_{DDTE}	Transmit Data Delay After TCLK[1]		16	ns
t_{HODTE}	Transmit Data Hold After TCLK[1]	0		ns

1. Referenced to drive edge.

Table 28 Serial Ports—Internal Clock

Parameter		Min	Max	Units
Switching Characteristics				
t_{DFSI}	TFS Delay After TCLK (Internally Generated TFS)[1]		4.5	ns
t_{HOFSI}	TFS Hold After TCLK (Internally Generated TFS)[1]	-1.5		ns
t_{DDTI}	Transmit Data Delay After TCLK[1]		7.5	ns
t_{HDTI}	Transmit Data Hold After TCLK[1]	0		ns
t_{SCLKIW}	TCLK/RCLK Width	$.5t_{SCLK}-2.5$	$.5t_{SCLK}+2$	ns

1. Referenced to drive edge.

REV. PrE

Table 29 Serial Ports—Enable and Three-State

Parameter		Min	Max	Units
Switching Characteristics				
t_{DDTEN}	Data Enable from External TCLK[1]	4		ns
t_{DDTTE}	Data Disable from External TCLK[1]		10	ns
t_{DDTIN}	Data Enable from Internal TCLK[1]	0		ns
t_{DDTTI}	Data Disable from Internal TCLK[1]		3	ns

1. Referenced to drive edge.

Table 30 Serial Ports—External Late Frame Sync

Parameter		Min	Max	Units
Switching Characteristics				
$t_{DDTLFSE}$	Data Delay from Late External TFS or External RFS with MCE = 1, MFD = 0[1]		13	ns
$t_{DDTENFS}$	Data Enable from late FS or MCE = 1, MFD = 0[1]	3.5		ns

1. MCE = 1, TFS enable and TFS valid follow $t_{DDTLFSE}$ and $t_{DDTENFS}$.

DATA RECEIVE— INTERNAL CLOCK

DATA RECEIVE— EXTERNAL CLOCK

NOTE: EITHER THE RISING EDGE OR FALLING EDGE OF RCLK, TCLK CAN BE USED AS THE ACTIVE SAMPLING EDGE.

DATA TRANSMIT— INTERNAL CLOCK

DATA TRANSMIT— EXTERNAL CLOCK

NOTE: EITHER THE RISING EDGE OR FALLING EDGE OF RCLK, TCLK CAN BE USED AS THE ACTIVE SAMPLING EDGE.

Figure 27 Serial Ports

REV. PrE

EXTERNAL RFS WITH MCE = 1, MFD = 0

LATE EXTERNAL TFS

Figure 28 External Late Frame Sync

Table 31 JTAG Test Access Port and Emulation

Parameter		Min	Max	Units
Timing Requirements				
t_{TCK}	TCK Period	t_{CK}		ns
t_{STAP}	TDI, TMS Setup Before TCK High	5		ns
t_{HTAP}	TDI, TMS Hold After TCK High	6		ns
t_{SSYS}	System Inputs Setup Before TCK Low[1]	7		ns
t_{HSYS}	System Inputs Hold After TCK Low[1]	18		ns
t_{TRSTW}	$\overline{TRST}$ Pulse Width	$4t_{CK}$		ns
Switching Characteristics				
t_{DTDO}	TDO Delay from TCK Low		13	ns
t_{DSYS}	System Outputs Delay After TCK Low[2]		18	ns

1. System Inputs = DATA63-0, ADDR31-0, $\overline{RDx}$, $\overline{WRx}$, ACK, $\overline{SBTS}$, $\overline{HBR}$, $\overline{HBG}$, $\overline{CS}$, $\overline{DMAR1}$, $\overline{DMAR2}$, $\overline{BR6-1}$, ID2-0, RPBA, $\overline{IRQ2-0}$, FLAG3-0, $\overline{PA}$, BRST, DR0, DR1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, LxDAT7-0, LxCLK, Lx-ACK, EBOOT, LBOOT, $\overline{BMS}$, CLKIN, $\overline{RESET}$.
2. System Outputs = DATA63-0, ADDR31-0, $\overline{MS3-0}$, $\overline{RDx}$, $\overline{WRx}$, ACK, PAGE, CLKOUT, $\overline{HBG}$, REDY, $\overline{DMAG1}$, $\overline{DMAG2}$, $\overline{BR6-1}$, $\overline{PA}$, BRST, $\overline{CIF}$, FLAG3-0, TIMEXP, DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, LxDAT7-0, Lx-CLK, LxACK, $\overline{BMS}$.

Figure 29 IEEE 11499.1 JTAG Test Access Port

OUTPUT DRIVE CURRENTS

Figure 33 shows typical I-V characteristics for the output drivers of the ADSP-21160. The curves represent the current drive capability of the output drivers as a function of output voltage.

POWER DISSIPATION

Total power dissipation has two components, one due to internal circuitry and one due to the switching of external output drivers.

Internal power dissipation is dependent on the instruction execution sequence and the data operands involved. Using the current specifications ($I_{DDINPEAK}$, $I_{DDINHIGH}$, $I_{DDINLOW}$, I_{DDIDLE}) from Table 5 and the current-versus-operation information in Table 32, you can estimate the ADSP-21160's internal power supply (V_{DDINT}) input current for a specific application, according to the following formula:

$$I_{DDINT} = \frac{\%Peak \times I_{DDINPEAK} + \%High \times I_{DDINHIGH} + \%Low \times I_{DDINLOW} + \%Idle \times I_{DDIDLE}}{}$$

Table 32 ADSP-21160 Operation Types Versus Input Current

Operation	Peak Activity[1] ($I_{DDINPEAK}$)	High Activity[1] ($I_{DDINHIGH}$)	Low Activity[1] ($I_{DDINLOW}$)
Instruction Type	Multifunction	Multifunction	Single Function
Instruction Fetch	Cache	Internal Memory	Internal Memory
Core Memory Access[2]	2 per t_{CK} cycle (DM×64 and PM×64)	1 per t_{CK} cycle (DM×64)	None
Internal Memory DMA	1 per 2 t_{CCLK} cycles	1 per 2 t_{CCLK} cycles	1 per 2 t_{CCLK} cycles
External Memory DMA	1 per external port cycle (×64)	1 per external port cycle (×64)	1 per external port cycle (×64)
Data bit pattern for core memory access and DMA	Worst case	Random	Random

1. The state of the PEYEN bit (SIMD versus SISD mode) does not influence these calculations.
2. These assume a 2:1 core clock ratio. For more information on ratios and clocks (t_{CK} and t_{CCLK}), see the timing ratio definitions on page 24.

The external component of total power dissipation is caused by the switching of output pins. Its magnitude depends on:

- the number of output pins that switch during each cycle (O)
- the maximum frequency at which they can switch (f)

- their load capacitance (C)
- their voltage swing (VDD)

and is calculated by:

$$PEXT = O \times C \times VDD^2 \times f$$

The load capacitance should include the processor's package capacitance (CIN). The switching frequency includes driving the load high and then back low. Address and data pins can drive high and low at a maximum rate of $1/(2t_{CK})$. The write strobe can switch every cycle at a frequency of $1/t_{CK}$. Select pins switch at $1/(2t_{CK})$, but selects can switch on each cycle.

Example:

Estimate PEXT with the following assumptions:

- A system with one bank of external data memory—asynchronous RAM (64-bit)
- Four 64K × 16 RAM chips are used, each with a load of 10 pF
- External data memory writes occur every other cycle, a rate of $1/(4t_{CK})$, with 50% of the pins switching
- The bus cycle time is 50 MHz (t_{CK} = 20 ns).

The PEXT equation is calculated for each class of pins that can drive:

Table 33 External Power Calculations (3.3 V Device)

Pin Type	# of Pins	% Switching	× C	× f	× VDD^2	= P$_{EXT}$
Address	15	50	× 44.7 pF	× 12.5 MHz	× 10.9 V	= 0.046 W
MS0	1	0	× 44.7 pF	× 12.5 MHz	× 10.9 V	= 0.000 W
$\overline{WRx}$	2	-	× 44.7 pF	× 25 MHz	× 10.9 V	= 0.024 W
Data	64	50	× 14.7 pF	× 12.5 MHz	× 10.9 V	= 0.064 W
CLKOUT	1	-	× 4.7 pF	× 25 MHz	× 10.9 V	= 0.001 W
						P$_{EXT}$ = 0.135 W

A typical power consumption can now be calculated for these conditions by adding a typical internal power dissipation:

$$P_{TOTAL} = P_{EXT} + P_{INT} + P_{PLL}$$

Where:

P_{EXT} is from

P_{INT} is $I_{DDINT} \times 2.5V$, using the calculation I_{DDINT} listed in

P_{PLL} is $AI_{DD} \times 2.5V$, using the value for AI_{DD} listed in

Note that the conditions causing a worst-case PEXT are different from those causing a worst-case PINT. Maximum PINT cannot occur while 100% of the output pins are switching from all ones to all

zeros. Note also that it is not common for an application to have 100% or even 50% of the outputs switching simultaneously.

TEST CONDITIONS

Output Disable Time

Output pins are considered to be disabled when they stop driving, go into a high impedance state, and start to decay from their output high or low voltage. The time for the voltage on the bus to decay by –V is dependent on the capacitive load, CL and the load current, IL. This decay time can be approximated by the following equation:

$$t_{DECAY} = (C_L \Delta V)/I_L$$

The output disable time t_{DIS} is the difference between $t_{MEASURED}$ and t_{DECAY} as shown in Figure 25. The time $t_{MEASURED}$ is the interval from when the reference signal switches to when the output voltage decays –V from the measured output high or output low voltage. t_{DECAY} is calculated with test loads CL and IL, and with –V equal to 0.5 V.

Output Enable Time

Output pins are considered to be enabled when they have made a transition from a high impedance state to when they start driving. The output enable time t_{ENA} is the interval from when a reference signal reaches a high or low voltage level to when the output has reached a specified high or low trip point, as shown in the Output Enable/Disable diagram (Figure 25). If multiple pins (such as the data bus) are enabled, the measurement value is that of the first pin to start driving.

Example System Hold Time Calculation

To determine the data output hold time in a particular system, first calculate t_{DECAY} using the equation given above. Choose –V to be the difference between the ADSP-21160's output voltage and the input threshold for the device requiring the hold time. A typical –V will be 0.4 V. CL is the total bus capacitance (per data line), and IL is the total leakage or three-state current (per data line). The hold time will be t_{DECAY} plus the minimum disable time (i.e., t_{DATRWH} for the write cycle).


Figure 30 Output Enable/Disable

REV. PrE

Figure 31 Equivalent Device Loading for AC Measurements (Includes All Fixtures)

Figure 32 Voltage Reference Levels for AC Measurements (Except Output Enable/Disable)

Capacitive Loading

Output delays and holds are based on standard capacitive loads: 50 pF on all pins (see Figure 31). The delay and hold specifications given should be derated by a factor of 1.5 ns/50 pF for loads other than the nominal value of 50 pF. Figures 29-30, 33-34 show how output rise time varies with capacitance. Figures 31, 35 show graphically how output delays and holds vary with load capacitance. (Note that this graph or derating does not apply to output disable delays; see "Output Disable Time" on page 56.) The graphs of Figures 29, 30 and 31 may not be linear outside the ranges shown.

Figure 33 ADSP-21160 Typical Drive Currents

Figure 34 Typical Output Rise Time (10%-90%, V_{DDEXT}=Max) vs. Load Capacitance

Figure 35 Typical Output Rise Time (10%-90%, V_{DDEXT}=Min) vs. Load Capacitance

Figure 36 Typical Output Delay or Hold vs. Load Capacitance (at Max Case Temperature)

ENVIRONMENTAL CONDITIONS

Thermal Characteristics

The ADSP-21160 is packaged in a 400-lead Plastic Ball Grid Array (PBGA). The ADSP-21160 is specified for a case temperature (T_{CASE}). To ensure that the T_{CASE} data sheet specification is not exceeded, a heatsink and/or an air flow source may be used. Use the center block of ground pins (PBGA balls: H8–13, J8–13, K8–13, L8–13, M8–13, and N8–13) to provide thermal pathways to your printed circuit board's ground plane. A heatsink should be attached to the ground plane (as close as possible to the thermal pathways) with a thermal adhesive.

$T_{CASE} = T_{AMB} + (PD \times \theta_{CA})$

T_{CASE} = Case temperature (measured on top surface of package)

PD = Power dissipation in W (this value depends upon the specific application; a method for calculating PD is shown under Power Dissipation).

θ_{CA} = Value from table below.

Airflow (Linear Ft./Min.)	0	100	200	400	600
Airflow (Meters/Second)	0	.5	1	2	3
θ_{CA} (°C/W)[1]	20.7	18	15.3	12.9	10.5

1. These are preliminary estimates.

θ_{JB} = 5.6 °C/W

NOTES
- This represents thermal resistance at total power of 5 W.
- With air flow, no variance is seen in θ_{CA} with power.
- θ_{CA} at 0 LFM varies with power: At 2W, θ_{CA} = 14 °C/W, at 3 W θ_{CA} = 11 °C/W.
- θ_{JC} = 1.7 °C/W

400-BALL METRIC PBGA PIN CONFIGURATIONS

Table 34 400-Lead Metric PBGA Pin Assignments

Pin Name	PBGA Pin#	Pin Name	PBGA Pin#	Pin Name	PBGA Pin#	Pin Name	PBGA Pin#
DATA[14]	A01	DATA[22]	B01	DATA[24]	C01	DATA[28]	D01
DATA[13]	A02	DATA[16]	B02	DATA[18]	C02	DATA[25]	D02
DATA[10]	A03	DATA[15]	B03	DATA[17]	C03	DATA[20]	D03
DATA[8]	A04	DATA[9]	B04	DATA[11]	C04	DATA[19]	D04
DATA[4]	A05	DATA[6]	B05	DATA[7]	C05	DATA[12]	D05
DATA[2]	A06	DATA[3]	B06	DATA[5]	C06	VDDEXT	D06
TDI	A07	DATA[0]	B07	DATA[1]	C07	VDDINT	D07
$\overline{\text{TRST}}$	A08	TCK	B08	TMS	C08	VDDEXT	D08
$\overline{\text{RESET}}$	A09	$\overline{\text{EMU}}$	B09	TD0	C09	VDDEXT	D09
RPBA	A10	$\overline{\text{IRQ2}}$	B10	$\overline{\text{IRQ1}}$	C10	VDDEXT	D10
$\overline{\text{IRQ0}}$	A11	FLAG3	B11	FLAG2	C11	VDDEXT	D11
FLAG1	A12	FLAG0	B12	VDDEXT	C12	VDDEXT	D12
TIMEXP	A13	VDDEXT	B13	NC	C13	VDDINT	D13
VDDEXT	A14	NC	B14	TCLK1	C14	VDDEXT	D14
NC	A15	DT1	B15	DR1	C15	TFS0	D15
TFS1	A16	RCLK1	B16	DR0	C16	L1DAT[7]	D16
RFS1	A17	RFS0	B17	L0DAT[7]	C17	L0CLK	D17
RCLK0	A18	TCLK0	B18	L0DAT[6]	C18	L0DAT[3]	D18
DT0	A19	L0DAT[5]	B19	L0ACK	C19	L0DAT[1]	D19
L0DAT[4]	A20	L0DAT[2]	B20	L0DAT[0]	C20	L1CLK	D20
DATA[30]	E01	DATA[34]	F01	DATA[38]	G01	DATA[40]	H01
DATA[29]	E02	DATA[33]	F02	DATA[35]	G02	DATA[39]	H02
DATA[23]	E03	DATA[27]	F03	DATA[32]	G03	DATA[37]	H03
DATA[21]	E04	DATA[26]	F04	DATA[31]	G04	DATA[36]	H04
VDDEXT	E05	VDDEXT	F05	VDDEXT	G05	VDDEXT	H05
VDDINT	E06	VDDINT	F06	VDDINT	G06	VDDINT	H06
VDDINT	E07	GND	F07	GND	G07	GND	H07
VDDINT	E08	GND	F08	GND	G08	GND	H08
VDDINT	E09	GND	F09	GND	G09	GND	H09
VDDINT	E10	GND	F10	GND	G10	GND	H10

REV. PrE

Table 34 400-Lead Metric PBGA Pin Assignments (Continued)

| Pin Name	PBGA Pin#	Pin Name	PBGA Pin#	Pin Name	PBGA Pin#	Pin Name	PBGA Pin#
GND	E11	GND	F11	GND	G11	GND	H11
VDDINT	E12	GND	F12	GND	G12	GND	H12
VDDINT	E13	GND	F13	GND	G13	GND	H13
VDDINT	E14	GND	F14	GND	G14	GND	H14
VDDINT	E15	VDDINT	F15	VDDINT	G15	VDDINT	H15
VDDEXT	E16	VDDEXT	F16	VDDEXT	G16	VDDEXT	H16
L1DAT[6]	E17	L1DAT[4]	F17	L1DAT[2]	G17	L2DAT[5]	H17
L1DAT[5]	E18	L1DAT[3]	F18	L2DAT[6]	G18	L2ACK	H18
L1ACK	E19	L1DAT[0]	F19	L2DAT[4]	G19	L2DAT[3]	H19
L1DAT[1]	E20	L2DAT[7]	F20	L2CLK	G20	L2DAT[1]	H20
DATA[44]	J01	CLK_CFG_0	K01	CLKIN	L01	AVDD	M01
DATA[43]	J02	DATA[46]	K02	CLK_CFG_1	L02	CLK_CFG_3	M02
DATA[42]	J03	DATA[45]	K03	AGND	L03	CLKOUT	M03
DATA[41]	J04	DATA[47]	K04	CLK_CFG_2	L04	GND	M04
VDDEXT	J05	VDDEXT	K05	VDDEXT	L05	VDDEXT	M05
VDDINT	J06	VDDINT	K06	VDDINT	L06	VDDINT	M06
GND	J07	GND	K07	GND	L07	GND	M07
GND	J08	GND	K08	GND	L08	GND	M08
GND	J09	GND	K09	GND	L09	GND	M09
GND	J10	GND	K10	GND	L10	GND	M10
GND	J11	GND	K11	GND	L11	GND	M11
GND	J12	GND	K12	GND	L12	GND	M12
GND	J13	GND	K13	GND	L13	GND	M13
GND	J14	GND	K14	GND	L14	GND	M14
VDDINT	J15	VDDINT	K15	VDDINT	L15	VDDINT	M15
VDDEXT	J16	VDDEXT	K16	VDDEXT	L16	VDDEXT	M16
L2DAT[2]	J17	$\overline{BR6}$	K17	$\overline{BR2}$	L17	PAGE	M17
L2DAT[0]	J18	$\overline{BR5}$	K18	$\overline{BR1}$	L18	$\overline{SBTS}$	M18
$\overline{HBG}$	J19	$\overline{BR4}$	K19	ACK	L19	$\overline{PA}$	M19
$\overline{HBR}$	J20	$\overline{BR3}$	K20	REDY	L20	L3DAT[7]	M20
NC	N01	DATA[49]	P01	DATA[53]	R01	DATA[56]	T01
NC	N02	DATA[50]	P02	DATA[54]	R02	DATA[58]	T02

Table 34 400-Lead Metric PBGA Pin Assignments (Continued)

Pin Name	PBGA Pin#	Pin Name	PBGA Pin#	Pin Name	PBGA Pin#	Pin Name	PBGA Pin#
DATA[48]	N03	DATA[52]	P03	DATA[57]	R03	DATA[59]	T03
DATA[51]	N04	DATA[55]	P04	DATA[60]	R04	DATA[63]	T04
VDDEXT	N05	VDDEXT	P05	VDDEXT	R05	VDDEXT	T05
VDDINT	N06	VDDINT	P06	VDDINT	R06	VDDINT	T06
GND	N07	GND	P07	GND	R07	VDDINT	T07
GND	N08	GND	P08	GND	R08	VDDINT	T08
GND	N09	GND	P09	GND	R09	VDDINT	T09
GND	N10	GND	P10	GND	R10	VDDINT	T10
GND	N11	GND	P11	GND	R11	VDDINT	T11
GND	N12	GND	P12	GND	R12	VDDINT	T12
GND	N13	GND	P13	GND	R13	VDDINT	T13
GND	N14	GND	P14	GND	R14	VDDINT	T14
VDDINT	N15	VDDINT	P15	GND	R15	VDDINT	T15
VDDEXT	N16	VDDEXT	P16	VDDEXT	R16	VDDEXT	T16
L3DAT[5]	N17	L3DAT[2]	P17	L4DAT[5]	R17	L4DAT[3]	T17
L3DAT[6]	N18	L3DAT[1]	P18	L4DAT[6]	R18	L4ACK	T18
L3DAT[4]	N19	L3DAT[3]	P19	L4DAT[7]	R19	L4CLK	T19
L3CLK	N20	L3ACK	P20	L3DAT[0]	R20	L4DAT[4]	T20
DATA[61]	U01	ADDR[4]	V01	ADDR[5]	W01	ADDR[8]	Y01
DATA[62]	U02	ADDR[6]	V02	ADDR[9]	W02	ADDR[11]	Y02
ADDR[3]	U03	ADDR[7]	V03	ADDR[12]	W03	ADDR[13]	Y03
ADDR[2]	U04	ADDR[10]	V04	ADDR[15]	W04	ADDR[16]	Y04
VDDEXT	U05	ADDR[14]	V05	ADDR[17]	W05	ADDR[19]	Y05
VDDEXT	U06	ADDR[18]	V06	ADDR[20]	W06	ADDR[21]	Y06
VDDEXT	U07	ADDR[22]	V07	ADDR[23]	W07	ADDR[24]	Y07
VDDEXT	U08	ADDR[25]	V08	ADDR[26]	W08	ADDR[27]	Y08
VDDEXT	U09	ADDR[28]	V09	ADDR[29]	W09	ADDR[30]	Y09
VDDEXT	U10	ID0	V10	ID1	W10	ADDR[31]	Y10
VDDEXT	U11	ADDR[1]	V11	ADDR[0]	W11	ID2	Y11
VDDEXT	U12	$\overline{\text{MS1}}$	V12	$\overline{\text{BMS}}$	W12	BRST	Y12
VDDEXT	U13	$\overline{\text{CS}}$	V13	$\overline{\text{MS2}}$	W13	$\overline{\text{MS0}}$	Y13
VDDEXT	U14	$\overline{\text{RDL}}$	V14	$\overline{\text{CIF}}$	W14	$\overline{\text{MS3}}$	Y14

REV. PrE

Table 34 400-Lead Metric PBGA Pin Assignments (Continued)

Pin Name	PBGA Pin#	Pin Name	PBGA Pin#	Pin Name	PBGA Pin#	Pin Name	PBGA Pin#
VDDEXT	U15	$\overline{DMAR2}$	V15	$\overline{RDH}$	W15	$\overline{WRH}$	Y15
VDDEXT	U16	L5DAT[0]	V16	$\overline{DMAG2}$	W16	$\overline{WRL}$	Y16
L5DAT[7]	U17	L5DAT[2]	V17	LBOOT	W17	$\overline{DMAG1}$	Y17
L4DAT[0]	U18	L5ACK	V18	L5DAT[1]	W18	$\overline{DMAR1}$	Y18
L4DAT[1]	U19	L5DAT[4]	V19	L5DAT[3]	W19	EBOOT	Y19
L4DAT[2]	U20	L5DAT[6]	V20	L5DAT[5]	W20	L5CLK	Y20

Figure 37 400-Lead Metric PBGA Pin Assignments (Bottom View, Summary)

PACKAGE DIMENSIONS

The ADSP-21160 comes in a 27mm × 27mm, 400 ball PBGA package with 20 rows of balls. All dimensions in Figure 38 are in millimeters (mm).


NOTE
THE ACTUAL POSITION OF THE BALL GRID IS WITHIN 0.30mm OF ITS IDEAL POSITION RELATIVE TO THE PACKAGE EDGES.
THE ACTUAL POSITION OF EACH BALL IS WITHIN 0.10mm OF ITS IDEAL POSITION RELATIVE TO THE BALL GRID.

Figure 38 Package Dimensions Metric 27mm × 27mm, 400 ball PBGA

ORDERING GUIDE

Part Number[1]	Case Temperature Range[2]	Instruction Rate	On-Chip SRAM	Operating Voltage
ADSP-21160MKB-80	0°C to +85°C	80 MHz	4 Mbit	2.5 INT/3.3 EXT V
ADSP-21160MKB-100	0°C to +85°C	100 MHz	4 Mbit	TBD INT/3.3 EXT V

1. These parts are packaged in a 400-lead Plastic Ball Grid Array (PBGA).
2. Parts for the industrial temperature ranges will be available in 2000.

REV. PrE