

**HYUNDAI**

**HY628100A Series**

**128K x 8-bit CMOS SRAM**

**PRELIMINARY**



## DESCRIPTION

The HY628100A is a high-speed, low power and 131,072 x 8-bits CMOS static RAM fabricated using Hyundai's high performance twin tub CMOS process technology. This high reliability process coupled with innovative circuit design techniques, yields maximum access time of 55ns. The HY628100A has a data retention mode that guarantees data to remain valid at a minimum power supply voltage of 2.0 volt. Using CMOS technology, supply voltages from 2.0 to 5.5 volt have little effect on supply current in data retention mode. Reducing the supply voltage to minimize current drain is unnecessary with the HY628100A Series.

## FEATURES

- High speed - 55/70/85/100ns (max.)
- Low power consumption
  - Operating : 25 mW (typ.)
  - Standby (CMOS) : 5  $\mu$ W (typ.)
- Single 5V  $\pm$  10% power supply
- Battery backup (L/LL-part)
  - 2.0V (min.) data retention
- Fully static operation
  - No clock or refresh required
- TTL compatible inputs and outputs
- Tri-state output
- Standard pin configuration
  - 32 pin 600 mil PDIP
  - 32 pin 525 mil SOP
  - 32 pin 8x20 mm TSOP-I


## PIN CONNECTION



## PIN DESCRIPTION

Pin Name	Pin Function
CST	Chip Select 1
CS2	Chip Select 2
WE	Write Enable
OE	Output Enable
A0-A16	Address Inputs
I/O1-I/O8	Data Input/Output
VCC	Power (+ 5V)
VSS	Ground

## BLOCK DIAGRAM



This document is a general product description and is subject to change without notice. Hyundai electronics does not assume any responsibility for use of circuits described. No patent licences are implied.

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

SYMBOL	PARAMETER	RATING	UNIT
V <sub>CC</sub> , V <sub>IN</sub> , V <sub>OUT</sub>	Power Supply, Input/Output Voltage	-0.5 to 7.0	V
T <sub>A</sub>	Operating Temperature	0 to 70	°C
T <sub>BIAS</sub>	Temperature under Bias	-10 to 125	°C
T <sub>STG</sub>	Storage Temperature	-65 to 150	°C
P <sub>D</sub>	Power Dissipation	1.0	W
I <sub>OUT</sub>	Data Output Current	50	mA
T <sub>SOLDER</sub>	Lead Soldering Temperature & Time	260±10	°C = sec

Note :

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational of this specification is not implied. Exposure to absolute maximum rating conditions for extended period may affect reliability.

**RECOMMENDED DC OPERATING CONDITIONS**(T<sub>A</sub>= 0°C to 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>CC</sub>	Power Supply Voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	Input High Voltage	2.2	-	V <sub>CC</sub> + 0.5	V
V <sub>IL</sub>	Input Low Voltage	-0.5 <sup>(1)</sup>	-	0.8	V

Note :

1. V<sub>IL</sub> = -3.0V for pulse width less than 50ns.

**TRUTH TABLE**

MODE	I/O OPERATION	CS1	CS2	WE	DE
Standby	High-Z	H	X	X	X
	High-Z	X	L	X	X
Output Disabled	High-Z	L	H	H	H
Read	Data Out	L	H	H	L
Write	Data In	L	H	L	X

Note :

1. H= V<sub>IH</sub>, L= V<sub>IL</sub>, X= Don't Care

**DC CHARACTERISTICS**(TA= 0°C to 70°C, V<sub>CC</sub>= 5V ± 10%, unless otherwise specified.)

SYMBOL	PARAMETER	TEST CONDITIONS	POWER	MIN.	TYP.	MAX.	UNIT
I <sub>IL</sub>	Input Leakage Current	V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	-1	-	1	μA	
I <sub>IO</sub>	Output Leakage Current	V <sub>SS</sub> ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> , CS1= V <sub>IH</sub> or CS2= V <sub>IL</sub> or OE= V <sub>IH</sub> or WE= V <sub>IL</sub>	-1	-	1	μA	
I <sub>CC</sub>	Operating Power Supply Current	CS1= V <sub>IL</sub> , CS2= V <sub>IH</sub> , V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> , I <sub>IO</sub> = 0mA	-	5	10	mA	
I <sub>CC1</sub>	Average Operating Current	CS1= V <sub>IL</sub> , CS2= V <sub>IH</sub> Min. Duty Cycle= 100%, I <sub>IO</sub> = 0mA	-	40	70	mA	
I <sub>SB</sub>	TTL Standby Current (TTL Inputs)	CS1= V <sub>IH</sub> or CS2= V <sub>IL</sub>	-	1	2	mA	
I <sub>S81</sub>	CMOS Standby Current (CMOS Inputs)	CS1 ≥ V <sub>CC</sub> - 0.2V, CS2 ≤ 0.2V or CS2 ≥ V <sub>CC</sub> - 0.2V	-	-	1	mA	
I <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1mA	L	-	2	100	μA
					LL	1	10
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1mA	-	-	0.4	V	
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = - 1.0mA	2.4	-	-	V	

Note :

1. Typical values are at V<sub>CC</sub>= 5.0V, TA= 25°C.


**AC CHARACTERISTICS**(TA= 0°C to 70°C, V<sub>CC</sub>= 5V ±10%, unless otherwise noted.)

#	SYMBOL	PARAMETER	-55		-70		-85		-10		UNIT
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
<b>READ CYCLE</b>											
1	t <sub>RC</sub>	Read Cycle Time	55	-	70	-	85	-	100	-	ns
2	t <sub>AA</sub>	Address Access Time	-	55	-	70	-	85	-	100	ns
3	t <sub>ACS</sub>	Chip Select Access Time	-	55	-	70	-	85	-	100	ns
4	t <sub>OE</sub>	Output Enable to Output Valid	-	25	-	35	-	45	-	50	ns
5	t <sub>CLZ</sub>	Chip Select to Low-Z Output	10	-	10	-	10	-	10	-	ns
6	t <sub>OLZ</sub>	Output Enable to Low-Z Output	5	-	5	-	5	-	5	-	ns
7	t <sub>CHZ</sub>	Chip Disable to High-Z Output	0	20	0	25	0	30	0	30	ns
8	t <sub>DHZ</sub>	Output Disable to High-Z Output	0	20	0	25	0	30	0	30	ns
9	t <sub>OH</sub>	Output Hold from Address Change	10	-	10	-	10	-	10	-	ns
<b>WRITE CYCLE</b>											
10	t <sub>WC</sub>	Write Cycle Time	55	-	70	-	85	-	100	-	ns
11	t <sub>CW</sub>	Chip Select to End of Write	45	-	60	-	70	-	80	-	ns
12	t <sub>AW</sub>	Address Valid to End of Write	45	-	60	-	70	-	80	-	ns
13	t <sub>AS</sub>	Address Set-up Time	0	-	0	-	0	-	0	-	ns
14	t <sub>WP</sub>	Write Pulse Width	40	-	50	-	55	-	60	-	ns
15	t <sub>WR</sub>	Write Recovery Time	0	-	0	-	0	-	0	-	ns
16	t <sub>WHZ</sub>	Write to High-Z Output	0	20	0	25	0	30	0	30	ns
17	t <sub>DW</sub>	Data to Write Time Overlap	25	-	30	-	35	-	40	-	ns
18	t <sub>DH</sub>	Data Hold from Write Time	0	-	0	-	0	-	0	-	ns
19	t <sub>WD</sub>	Output Active from End of Write	5	-	5	-	5	-	5	-	ns

**AC TEST CONDITIONS**

(TA= 0°C to 70°C, VCC= 5V ±10%, unless otherwise specified.)

PARAMETER	VALUE
Input Pulse Level	0.8V to 2.4V
Input Rise and Fall Time	5ns
Input and Output Timing Reference Levels	1.5V
Output Load	CL = 100pF + 1TTL Load

**AC TEST LOADS****Note :**

1. Including jig and scope capacitance.


**CAPACITANCE**

(TA= 25°C, f= 1MHz)


SYMBOL	PARAMETER	CONDITION	MAX.	UNIT
CIN	Input Capacitance	VIN= 0V	5	pF
CIO	Input/Output Capacitance	VIO= 0V	8	pF

**Note :**



1. This parameter is sampled and not 100% tested.

**TIMING DIAGRAM****READ CYCLE 1****Note (READ CYCLE):**


1.  $t_{CHZ}$  and  $t_{OHZ}$  are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition,  $t_{CHZ}$  max. is less than  $t_{CLZ}$  min. both for a given device and from device to device.
3. WE is high for read cycle.

**READ CYCLE 2****Note(READ CYCLE):**

1. WE is high for read cycle.
2. Device is continuously selected  $CS1 = V_{IL}$ ,  $CS2 = V_{IH}$ .
3.  $\overline{DE} = V_{IL}$ .

**WRITE CYCLE 1 (WE Controlled)****WRITE CYCLE 2 (CS1 Controlled)**

## WRITE CYCLE 3 | CS2 Controlled )



## Note (WRITE CYCLE):

1. A write occurs during the overlap of a low CS1 and high CS2 and a low WE. A write begins at the latest transition among CS1 going low, CS2 going high and WE going low; A write ends at the earliest transition among CS1 going high, CS2 going low and WE going high. t<sub>WP</sub> is measured from the beginning of write to the end of write.
2. t<sub>CW</sub> is measured from the later of CS1 going low or CS2 going high to end of write.
3. t<sub>AS</sub> is measured from the address valid to the beginning of write.
4. t<sub>WR</sub> is measured from the end of write to the address change. t<sub>WR1</sub> applied in case a write ends as CS1, or WE going high, t<sub>WR2</sub> applied in case a write ends at CS2 going low.
5. If OE, CS2 and WE are in the read mode during this period, the I/O pins are in the output low-Z state, inputs of opposite phase of the output must not be applied because bus contention can occur.
6. if CS1 goes low simultaneously with WE going low or after WE going low, the outputs remain in high impedance state.
7. D<sub>OUT</sub> is the read data of the new address.
8. When CS1 is low and CS2 is high, I/O pins are in the output state. The input signals in the opposite phase leading to the outputs should not be applied.



**DATA RETENTION CHARACTERISTICS**



(TA= 0°C to 70°C)

SYMBOL	PARAMETER	TEST CONDITION	POWER	MIN.	TYP.	MAX.	UNIT
VDR	V <sub>CC</sub> for Data Retention	C <sub>S1</sub> ≥ V <sub>CC</sub> -0.2V, C <sub>S2</sub> ≤ 0.2V or ≥ V <sub>CC</sub> -0.2V, V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	2.0	-	-	-	V
I <sub>CDR</sub>	Data Retention Current	V <sub>CC</sub> = 3.0V, C <sub>S1</sub> ≥ V <sub>CC</sub> -0.2V, C <sub>S2</sub> ≤ 0.2V or ≥ V <sub>CC</sub> -0.2V, V <sub>SS</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	L	-	2	50	μA
			LL	-	1	5 <sup>[2]</sup>	μA
I <sub>CDR</sub>	Chip Disable to Data Retention Time	See Data Retention Timing Diagram	0	-	-	-	ns
IR	Operating Recovery Time		t <sub>RC</sub> <sup>[3]</sup>	-	-	-	ns

## Notes :


1. Typical values are at the condition of TA= 25°C.
2. 3μA max. at TA= 0°C to 40°C.
3. IR is read cycle time.

**DATA RETENTION TIMING DIAGRAM 1****DATA RETENTION TIMING DIAGRAM 2**


**PACKAGE INFORMATION****600 mil 32 pin Plastic Dual In Line Package (P)****525 mil 32 pin Small Outline Package (G)**

**32 pin Thin Small Outline Package 8 x 20 mm Standard (T1)**

UNIT : INCH/mm

**32 pin Thin Small Outline Package 8 x 20 mm Reversed (R1)**

UNIT : INCH/mm



**ORDERING INFORMATION**

PART NO.	SPEED	POWER	PACKAGE
HY628100AP	55/70/85/100		PDIP
HY628100ALP	55/70/85/100	L-part	PDIP
HY628100ALLP	55/70/85/100	LL-part	PDIP
HY628100AG	55/70/85/100		SOP
HY628100ALG	55/70/85/100	L-part	SOP
HY628100ALLG	55/70/85/100	LL-part	SOP
HY628100AT1	55/70/85/100		TSOP-I Standard
HY628100ALT1	55/70/85/100	L-part	TSOP-I Standard
HY628100ALLT1	55/70/85/100	LL-part	TSOP-I Standard
HY628100AR1	55/70/85/100		TSOP-I Reversed
HY628100ALR1	55/70/85/100	L-part	TSOP-I Reversed
HY628100ALLR1	55/70/85/100	LL-part	TSOP-I Reversed