

P-channel enhancement mode vertical D-MOS transistor

BSP92

FEATURES

- Low threshold voltage $V_{GS(th)}$
- Direct interface to C-MOS, TTL, etc.
- High-speed switching
- No secondary breakdown.

DESCRIPTION

P-channel enhancement mode vertical D-MOS transistor in a SOT223 envelope, intended for use as a surface-mounted device in line current interruptor in telephone sets and for application in relay, high speed and line transformer drivers.

PINNING

PIN	DESCRIPTION
1	gate
2	drain
3	source
4	drain

QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
$-V_{DS}$	drain-source voltage	240	V
$-I_D$	DC drain current	180	mA
$R_{DS(on)}$	drain-source on-resistance	20	Ω
$-V_{GS(th)}$	gate-source threshold voltage	1.8	V




Fig.1 Simplified outline (SOT223) and symbol.

LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$-V_{DS}$	drain-source voltage		–	240	V
$\pm V_{GSO}$	gate-source voltage	open drain	–	20	V
$-I_D$	DC drain current		–	180	mA
$-I_{DM}$	peak drain current		–	720	mA
P_{tot}	total power dissipation	up to $T_{amb} = 25^\circ\text{C}$ (note 1)	–	1.5	W
T_{stg}	storage temperature range		–65	150	$^\circ\text{C}$
T_j	junction temperature		–	150	$^\circ\text{C}$

THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
$R_{th(j-a)}$	from junction to ambient (note 1)	83.3 K/W

Note

1. Transistor mounted on an epoxy printed circuit board, 40 x 40 x 1.5 mm, mounting pad for the drain tab minimum 6 cm².



P-channel enhancement mode vertical D-MOS transistor

BSP92

CHARACTERISTICS

T_j = 25 °C unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
-V _{(BR)DSS}	drain-source breakdown voltage	-I _D = 10 µA; V _{GS} = 0	240	-	-	V
-I _{DSS}	drain-source leakage current	-V _{DS} = 200 V; V _{GS} = 0	-	-	1	µA
±I _{GSS}	gate-source leakage current	±V _{GS} = 20 V; V _{DS} = 0	-	-	100	nA
-V _{GS(th)}	gate-source threshold voltage	-I _D = 1 mA; V _{GS} = V _{DS}	0.8	-	2	V
-V _{GS}	gate-source voltage	-I _D = 50 mA; -V _{DS} = 5 V	0.8	-	2.8	V
R _{DS(on)}	drain-source on-resistance	-I _D = 180 mA; -V _{GS} = 10 V	-	10	20	Ω
		-I _D = 100 mA; -V _{GS} = 5 V	-	-	18	Ω
		-I _D = 25 mA; -V _{GS} = 2.8 V	-	-	20	Ω
Y _{fs}	transfer admittance	-I _D = 180 mA; -V _{DS} = 25 V	100	200	-	mS
C _{iss}	input capacitance	-V _{DS} = 25 V; V _{GS} = 0; f = 1 MHz	-	65	90	pF
C _{oss}	output capacitance	-V _{DS} = 25 V; V _{GS} = 0; f = 1 MHz	-	20	30	pF
C _{rss}	feedback capacitance	-V _{DS} = 25 V; V _{GS} = 0; f = 1 MHz	-	6	15	pF
Switching times (see Figs 3 and 4)						
t _{on}	turn-on time	-I _D = 250 mA; -V _{DD} = 50 V; -V _{GS} = 0 to 10 V	-	5	10	ns
t _{off}	turn-off time	-I _D = 250 mA; -V _{DD} = 50 V; -V _{GS} = 0 to 10 V	-	20	30	ns



P-channel enhancement mode
vertical D-MOS transistor

BSP92

