

93458/93459 16 x 48 x 8 Field Programmable Logic Array

Bipolar Division

Isoplanar Schottky TTL Logic Array

Description

The 93458 and 93459 are bipolar Field Programmable Logic Arrays (FPLAs) organized with 16 inputs, 48 product terms and eight outputs. The 16 inputs and their complements are fuse linked to the inputs of 48 AND gates (48 product terms). Each of the 48 AND gates are fuse linked to eight 48-input OR gates (eight summing terms). Each output may be programmed active HIGH or active LOW. The devices are identical except for the output stage. The 93458 has opencollector outputs; the 93459 has 3-state outputs. In either case, the outputs are enabled when \overline{CS} is LOW.


- Commercial Address Access Time 45 ns Max
- Military Address Access Time 65 ns Max
- Fully Programmable Product Array,
 Summing Array and Output Polarity
- Available with Open Collector (93458) or Three State (93459) Outputs
- Industry Proven Nichrome Fuses

Pin Names


A0-A15	Address Inputs
CS	Chip Select Inputs
O ₀ -O ₇	Data Outputs
VP	Programming Pin

Logic Symbol

GND = Pin 14



Connection Diagram
28-Pin DIP (Top View)




Note

The 28-pin Flatpak and the 28-pin Leadless Chip Carrier have the same pinout (Connection Diagram) as the 28-pin DIP.

8-3

Logic Diagram




Functional Description

The 93458 and 93459 are bipolar Field Programmable Logic Arrays (FPLAs) organized 16 inputs by 48 product terms by eight outputs. Open-collector outputs are provided on the 93458 for use in wired-OR systems. The 93459 has 3-state outputs which provide active pull-ups when enabled and high output impedance when disabled. Chip Select for both devices is active LOW; i.e., a HIGH (logic "1") on the $\overline{\text{CS}}$ pin will disable all outputs.

The 93458 and 93459 both contain a test input line, two test product term lines and a test output line. These test fuses are accessed during both wafer sort and final test and used to assure high programmability and to quarantee DC parameters and AC performance.

The read function is identical to that of a conventional bipolar PLA. That is, a binary address is applied to inputs A₀ through A₁₅, the chip is selected, and data is valid at the outputs after t_{AA}.

Programming (selectively opening nichrome fuse links) is accomplished by following the sequence outlined in the *Programming Specifications* table.



Logic Relationships

Input Term

 A_n

 $n = 0, \dots, 15$, one of 16 inputs

Product Term

 $P_m = \pi_0^{15} (i_n A_n + j_n \overline{A}_n)$

m = 0, ..., 47, one of 48 product terms

where: a) $i_n = j_n = 0$ for unprogrammed input

b) $i_n \neq j_n$ for programmed input

c) $i_n = j_n = 1$ for Don't Care input

 $F_r = \Sigma_0^{47} P_m$

r = 0, ..., 7, the OR function of the 48 product terms

Summing Term $S_r = \Sigma_0^{47} k_m P_m$

where k_m = 0 for product term inactive (programmed)

k_m = 1 for product term active (unprogrammed)

				Out	tput
Mode	CS	F,	S,	Active HIGH	Active LOW
Read	L L	H H L	L H X	L H L	H L H
Disable	Н	×	X X	H (93458) High-Z (93459)	H (93458) High-Z (93459)

H = HIGH Voltage Levels

L = LOW Voltage Levels

X = Don't Care

By programming, the eight outputs of an FPLA can be made to relate to the 16 inputs as given by the following example:

$$O_1 = A_0 \overline{A_6} A_{14} + \overline{A_2} \overline{A_{15}} + \overline{A_0} A_1 ... A_{15} + \overline{A_8} A_{10} \overline{A_{13}}$$

One Product Term

16 input terms max

One Output

48 product terms max

 $O_2 = A_0 \overline{A}_6 A_{14} + \overline{A}_2 \overline{A}_{15}$

 $(Output\ polarity\ programmed,\ active\ HIGH)$

 $O_7 = \overline{(\overline{A_8} \, A_{10} \, \overline{A_{13}} + A_4 \, \overline{A_7} \, \overline{A_9} \, A_{11} \, \overline{A_{12}})}$ (Output polarity not programmed, active LOW)

Programming

The 93458 and 93459 are delivered in an unprogrammed state, characterized by:

- All fuses intact
- All 8 output buffers in active LOW state
- All outputs read HIGH

Programming and verifying the Product Matrix, the Summing Matrix, and the Output Polarity are outlined below.

Program Product Matrix

All 48 AND gates of the product matrix are fuse linked to both the true and false lines of every input buffer in the initial unprogrammed state. The initial logic expression for the 48 unprogrammed AND gates is $A_0\,\overline{A_0}\,A_1\,\overline{A_1}\dots A_{15}\,\overline{A_{15}}$ (where A_n or $\overline{A_n}$ is defined to be an input term). Programming the fuse located by the selection of an input line, A_n , and the mth AND gate replaces the input term A_n with '1' in the logic expression for the mth AND gate.

- Program one input at a time.
- All unused inputs of programmed product terms must be programmed as Don't Care.
- Inputs of unused product lines are not required to be programmed.
- Pin 18 (O₀) is in the read mode (open collector). Care must be taken so that this pin is either left open, grounded, or loaded such that the current flowing into the pin does not exceed 16 mA.
- 1. Connect pin 28 (Vcc) to 5.0 V.
- 2. Connect pin 14 (GND) to ground.
- 3. Connect pin 19 (CS) to a TTL HIGH level.
- Apply TTL levels to pins 10 through 13, 15, and 16 (O₇ through O₂) to address an on-chip 1-of-48 decoder to select the AND gate to be programmed (O₇ = LSB and O₂ = MSB).
- 5. Apply +12.0 V to all input pins (A₀ through A₁₅).
- Apply the proper TTL level to an An input pin as follows (program one input at a time):
 - a. If the product term to be programmed contains the input term A_n (where n = 0 through 15), lower the A_n pin to a TTL HIGH level.
 - b. If the product term to be programmed contains the input term A_n, lower the A_n to a TTL LOW level.

- c. If the product term does not contain the input terms A_n or \overline{A}_n (i.e., A_n is a "Don't Care" input), perform steps 6a, 7, 6b, and 7.
- 7. Apply a 15.0 V programming pulse to pin 1 (Vp) according to the *Programming Specifications* table.
- Repeat steps 5 through 7 for each input of the selected product term.
- Repeat steps 4 through 8 for all other product terms to be programmed.

Verify Product Matrix

- 1. Connect pin 28 (Vcc) to 5.0 V.
- 2. Connect pin 14 (GND) to ground.
- 3. Connect pin 19 (CS) to a TTL HIGH level.
- Apply TTL levels to pins 10 through 13, 15, and 16 (O₇ through O₂) to address an on-chip 1-of-48 decoder to select the AND gate to be verified (O₇ = LSB and O₂ = MSB).
- 5. Apply +12.0 V to all input pins (A₀ through A₁₅).
- 6. Test the state of the An input as follows:
 - a. Lower the A_n pin to a TTL HIGH level and sense the voltage on pin 18 (O₀).
 - b. Lower the An pin to a TTL LOW level and sense the voltage on pin 18 (O₀).
- The state of the An input is determined as follows:

	A _n = TTL HIGH	A _n = TTL LOW	Condition of A _n for Selected Product Term
Level at	H	H	Don't Care
Output 0 (Notes 1, 2, 3)	L L	H	An in P-Term Unprogrammed

- Repeat steps 5 through 7 for each input of the selected product term.
- 9. Repeat steps 4 through 8 for all other product terms.
- Repeat steps 4 through 9 with V_{CC} at the Low V_{CC} Read recommended value.

Notes

- 1. Oo in this mode functions as an open-collector output.
- The table above is valid regardless of the polarity (active HIGH or active LOW) of O₀.
- 3. Pin 1 (VP) should be either floating or grounded.

Programming Summing Matrix

All eight OR gates of the summing matrix are fuse linked to the outputs of the AND gates in the initial unprogrammed state. The initial logic expression (sum of products) of the eight unprogrammed OR gates is $P_0 + P_1 + P_2 + \ldots + P_{47}$ where Pm is the product term programmed into the mth AND gate. Programming the fuse located by the selection of the mth AND gate and the nth summing line replaces the product term Pm with '0' in the logic expression of the nth OR gate. The nth summing line is selected by the selection of the nth output buffer where n = 0 through seven.

- Program one input at a time.
- All unused product lines are not required to be programmed.
- 1. Connect pin 28 (Vcc) to 5.0 V.
- 2. Connect pin 14 (GND) to ground.
- Connect pin 19 (CS) to a TTL HIGH level.
- Apply TTL levels to pins 4 through 9 (A₅ through A₀) to address an on-chip 1-of-48 decoder to select the AND gate to be programmed (A₀ = LSB and A₅ = MSB).
- Apply a TTL HIGH level to pins 20 and 21 (A₁₅ and A₁₄).
- Connect the remaining input pins to +12.0 V.
- Apply an 18 V programming pulse (see Programming Specifications table) at the pin of the output to be programmed. Other output pins should be either left open or tied to a TTL HIGH level.

Verify Summing Matrix

- 1. Connect pin 28 (Vcc) to 5 V.
- 2. Connect pin 14 (GND) to ground.
- 3. Connect pin 19 $\overline{(CS)}$ to a TTL LOW level.
- Apply TTL levels to pins 4 through 9 (A₅ through A₀) to address an on-chip 1-of-48 decoder to select the AND gate to be verified (A₀ = LSB and A₅ = MSB).
- 5. Apply a TTL HIGH level to pins 20 and 22 (A₁₅ and A₁₃).
- 6. Connect the remaining input pins to +12.0 V.
- 7. Sense the voltage on the output pin to be verified. The programming of the selected product line to the output line can be determined as follows:

Output Reads (Note)	Fuse Link
L	Blown (Inactive)
н	Unblown (Active)

Note

The condition of the fuse link can be determined from the table above regardless of the polarity (active HIGH or active LOW) of the output buffer being verified.

8. Repeat steps 4 through 7 with Vcc at the Low Vcc Read recommended value.

Program Output Polarity

The initial unprogrammed state of all eight output buffers is active LOW or inverting. To program an output buffer into the active HIGH or non-inverting state follow the steps shown below:

- Program one output at a time.
- 1. Connect pin 28 (Vcc) to 5.0 V.
- 2. Connect pin 14 (GND) to ground.
- 3. Connect pin 19 (CS) to a TTL HIGH level.
- Apply a TTL level to pins 4 through 9 (A₅ through A₀).
- 5. Apply a TTL HIGH level to pin 20 (A₁₅).
- 6. Connect the remaining input pins to +12.0 V.
- Apply an 18 V programming pulse (see Programming Specifications table) to the pin of the output to be programmed. Other output pins should be either left open or tied to a TTL HIGH level.

Verify Output Polarity

- 1. Connect pin 28 (Vcc) to 5 V.
- 2. Connect pin 14 (GND) to ground.
- 3. Connect pin 19 (CS) to a TTL LOW level.
- Apply a TTL level to pins 4 through 9 (A₅ through A₀).
- 5. Apply a TTL HIGH level to pins 21 and 22 (A₁₄ and A₁₃).
- 6. Connect the remaining input pins to +12.0 V.
- 7. Sense the voltage on the pin of the output buffer to be verified. The condition of the output can be determined as follows:

Output Reads	Output State
Н	Active LOW
L	Active HIGH

8. Repeat step 7 with V_{CC} at the Low V_{CC} Read recommended value.

The table given below summarizes the full programming and verifying procedures.

Summary of Pin Voltages (Volts)

	Read	Program Product Matrix	Verify Product Matrix	Program Summing Matrix	Verify Summing Matrix	Program Output Polarity	Verify Output Polarity
Pin 1 (V _p)	***	15.0	***	***	***	***	***
Pin 2 (A ₇)	TTL	12.0*	12.0*	12.0	12.0	12.0	12.0
Pin 3 (A ₆)	TTL	12.0*	12.0*	12.0	12.0	12.0	12.0
Pin 4 (A ₅)	TTL	12.0*	12.0*	TTL	TTL	TTL HIGH	TTL HIGH
Pin 5 (A ₄)] TTL	12.0*	12.0*	TTL	TTL	TTL HIGH	TTL HIGH
Pin 6 (A ₃)	TTL	12.0*	12.0*	TTL	TTL	TTL HIGH	TTL HIGH
Pin 7 (A ₂)	TTL	12.0*	12.0*	TTL	TTL	TTL HIGH	TTL HIGH
Pin 8 (A ₁)	TTL	12.0*	12.0*	TTL	TTL	TTL HIGH	TTL HIGH
Pin 9 (A ₀)	TTL	12.0*	12.0*	TTL	TTL	TTL HIGH	TTL HIGH
Pin 10 (0 ₇)	READ	TTL	TTL	****	READ	****	READ
Pin 11 (0 ₆)	READ	TTL	TTL	****	READ	****	READ
Pin 12 (0 ₅)	READ	TTL	TTL	****	READ	***	READ
Pin 13 (0 ₄)	READ	TTL	TTL	****	READ	****	READ
Pin 14 (GND)	GND	GND	GND	GND	GND	GND	GND
Pin 15 (0 ₃)	READ	TTL	TTL	****	READ	****	READ
Pin 16 (0 ₂)	READ	TTL	TTL	****	READ	****	READ
Pin 17 (0 ₁)	READ	**	**	****	READ	****	READ
Pin 18 (0 ₀)	READ	READ	READ	****	READ	****	READ
Pin 19 (CS)	TTLLOW	TTL HIGH	TTL HIGH	TTL HIGH	TTLLOW	TTL HIGH	TTL LOW
Pin 20 (A ₁₅)	TTL	12.0*	12.0*	TTL HIGH	TTL HIGH	TTL HIGH	12.0
Pin 21 (A ₁₄)	TTL	12.0*	12.0*	TTL HIGH	12.0	12.0	TTL HIGH
Pin 22 (A ₁₃)	TTL	12.0*	12.0*	12.0	TTL HIGH	12.0	TTL HIGH
Pin 23 (A ₁₂)	TTL	12.0*	12.0*	12.0	12.0	12.0	12.0
Pin 24 (A ₁₁)	TTL	12.0*	12.0*	12.0	12.0	12.0	12.0
Pin 25 (A ₁₀)	TTL	12.0*	12.0*	12.0	12.0	12.0	12.0
Pin 26 (A ₉)	TTL	12.0*	12.0*	12.0	12.0	12.0	12.0
Pin 27 (A ₈)	TTL	12.0*	12.0*	12.0	12.0	12.0	12.0
Pin 28 (V _{CC})	5.0	5.0	5.0	5.0	5.0	5.0	5.0

^{*}For selection of input apply TTL HIGH or TTL LOW

[&]quot;Left open or TTL HIGH

^{···}Left open or grounded

^{****}Left open, TTL HIGH, or programming pulse

Programming Specifications

	ning Specifications Characteristic	Min	Recommended Value	Max	Unit	Comment
ymbol /⊪		2.4	5.0	5.0	V	Apply to appropriate address and output pins. Do not
'IL	TTL Levels	0	0	0.4	V	leave pins open
SS	Chip Select	2.4	5.0	5.0	V	
OP.	Programming Voltage Pulse	17.5	18.0	18.5	V	Applied to appropriate output pin
 Р	Programming Voltage Pulse		15.0	15.5	V	Apply to V _P pin
 pw	Programming Pulse Width		0.18	50	ms	
<u></u>	Duty Cycle, Programming Pulse		20	*	%	*Maximum duty cycle to maintain T _C < 85°C
r	Programming Pulse Rise Time	0.5	1.0	3.0	μs	
	Number of Pulses Required	1	4	8		_
/cc	Power Supply Voltage	4.9	5.0	5.1	V	_
r _C	Case Temperature		25	85	°C	
lvp	Programming Pulse Current Limit (Vp Pin)			200	mA	If pulse generator is used, set current limit to this maximum value
lop	Programming Pulse Curren Limit (Any Output Pin)	t		100	mA	If pulse generator is used, set current limit to this maximum value
LVcc	Low V _{CC} Read	4.2	4.2 or 4.4	4.4	V	Programming Read Verify**

^{**4.2} V simulates -55°C operation, 4.4 V simulates 0°C operation.

16 x 48 x 8 FPLA Program Table

			-		le-	1/-	-61							ram T			S										
-			 	$\overline{}$		ıt Vari	aDIE				_	rodu	C To	utput			Liet T	· · ·	\perp				ut Ac	live L			Ξ
		1]	An	_	Ān	_L		nmate				Prese					uct Te esent				Activ HIGH	re H	1		Ac LC	ive W	
1			H Note	_L_	L			- (das	sh)			/					period				Н				- 1		_
			Enter (—) for u	unuse	d inpu	ts of	used f	o term		Notes 1) Ent 2) Ent	ries i	ndepe for <i>ur</i>	ndent	of ou	tput p	oolarit used F	y term	1)	Pola Ente	rity pr	ogran	nmed	once	only	_	
		ļļ							Р		ct Te								12,	1	(_,		Activ				_
											Input	Varial	ole							$\dagger -$	1	T	T	7	T .	т-	Т
	1		No.	5	1 4	1	1	1	1	<u>_</u>		,	_		,			-					tput	Func	tion		
			0	13	+ 4	3	2	1	0	9	8	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	T
1		1 1	1	+	1	╅	\vdash	+-	+	+	+-	+-	+	\vdash	 	+	+	 	┼-	+-	┿	╁	╁	╆-	—	 —	+
			2			1			1	1-	+		1	t^-	\vdash	 	†	-	\vdash	┼	+	╁	┿	╁	+	┾	╀
		11	3	L	$oxed{oxed}$	\Box								1		t -	1	t	 	1-	† -	+	+	+-	+	+-	+
			4	-		↓ —	↓	<u> </u>	<u> </u>		-									L.		1 -	†	1 -	+	<u> </u>	t
	1		6	┼	+-	+	 	-	<u> </u>	-		 	-	<u> </u>	<u> </u>	Ļ			<u> </u>	ļ							T
			7	 	 	+	\vdash	+	-	+	+-	+	╁	 	├	├	┼				+	-	₩	_	<u> </u>	1	F
1	=		8		1	T	\top	1	\vdash	†	\vdash	\vdash	 	 	\vdash	-	 	\vdash	-	┼	+	┼	╁	+	+-	├	+
CF (XXXX)	ā		9								1			1			t	-	t-		+	+	+	+-	-	 -	╁
1 3	_ 		10	_	 	↓		lacksquare	$ldsymbol{oxed}$												I^-	1	1 -	1 -	1	t^{-}	+
1 3	2		11	├	⊢	↓	-		L	ــــ	↓	ļ			<u> </u>												t
1 8	ğ 9	<u>'</u>	13	t-	\vdash	 	-			├ ─	+	-	<u> </u>	<u> </u>	 —		├			L_	 		1				
₹ 3	r a	S	14		† · · ·	 	 	-	 	\vdash	+	 	 	<u> </u>	-		 	<u> </u>	_	├—	├ —	├ —	_	!	ļ		⇂
Cr (XXXX).	Date Received	Comments	15						_		T	 		<u> </u>				-	-		\vdash	-	-	+ -	-	_	╀
5	ate at	E .	16	_													1		_		<u>† </u>	 	 	\vdash	 		╁
3 0	Ö	ŭ	17		 	<u> </u>	ļ																 	T		 	†
1	1 1	1.1	19		 	├	H			-	-																
			20	\vdash		-	 				+	-	-			<u> </u>					ļ _						L
			21			<u> </u>					1 -	-	-							<u> </u>			<u> </u>	-			L
	Ιí		22																		-		-	-	├—		⊦
]		23		L																			_	<u> </u>		┝
			24	-		<u> </u>				_	↓	_														-	t
1		9	26	-		-		-			ļ						\vdash										
		Date	27					-+			-						\vdash										
		-	28								1				-		-+		-		<u> </u>				_		L
			29											_							-	-		-	-		-
ĺ		- 1	30			\Box																_		_			-
			31								-																_
		ı	33		-					_																	
			34				- 1	-					\dashv					\dashv			-						_
	- 1	Rev	35											-+		\dashv											_
		Ī	36															- +	\neg	\neg	_		-+				
	j		37					-	-		\Box		\Box	\Box	\Box								_ 1				_
			39		\dashv		\dashv		\rightarrow					_	-	[[I		\Box							_
			40	-+	-+	-	\rightarrow	\rightarrow	\rightarrow	-				\dashv		\rightarrow	\dashv										
			41				+	\dashv	- +		-		\dashv	-+			\dashv	\dashv								I	
-	arts		42	\Box				寸	力					$\neg +$	$\neg \uparrow$	+	\dashv	+	+		- +		\dashv	-+	\dashv	\rightarrow	
#	J.	11	43		[\Box	\Box					二			\neg		_	\dashv	+	\dashv		\dashv		-	-
evic	e	pple	44				_	_		_]		$ \Box$	\Box													+	_
Fairchild Device #	Total Number of Parts	Program Table	45	-+	-+	-+	-+								-1		\neg	\Box	\Box								
Fairchild Device	ž	gran	47	+	\dashv	\rightarrow	-+	+	+	-	- +	-	\dashv	-+	\dashv		\dashv		\dashv	[[[\Box				
		ĕ,										1		- 1	- 1	- 1		- 1	- 1		,					I	

DC Characteristics: Over guaranteed operating ranges unless otherwise noted

Symbol	acteristics: Over guaranteed ope	Min	Typ(1)	Max	Unit	Condition					
	Input LOW Voltage	 		0.8	V	Guaranteed Input LOW Voltage for All Input					
VIL	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Input					
VIH	Input Clamp Diode Voltage	+		-1.2	V	V _{CC} = Min, I _{IN} =	= -18 mA				
V _{IC}		+	0.30	0.45	V	V _{CC} = Min, loL	= 16 mA				
Vol	Output LOW Voltage	 									
Vон	Output HIGH Voltage (93459 only)	2.4			V	V _{CC} = Min, Iон					
lıL	Input LOW Current		-160	-250	μΑ	V _{CC} = Max, V _{IL}					
liн	Input HIGH Current			40	μΑ	V _{CC} = Max, V _{IH} = 2.4 V					
Іонг	Output Leakage Current for High Impedance State (93459 only)			50 -50	μΑ	V _{OH} = 2.4 V V _{OL} = 0.4 V	0°C to +75°C				
Іонг	Output Leakage Current for High Impedance State (93459 only)			100 -100	μΑ	V _{OH} = 2.4 V V _{OL} = 0.4 V	−55°C to +125°C				
ICEX	Output Leakage Current (93458 only)			50	μΑ	$V_{CC} = 5.25 \text{ V}, V_{CC} = 0 \text{ C}$	V _{CEX} = 4.95 V, C Chip Deselected				
ICEX	Output Leakage Current (93458 only)			150	μΑ	$V_{CC} = 5.5 \text{ V, V}$ -55°C to +125	CEX = 5.2 V, 5°C Chip Deselected				
los	Output Short-Circuit Current (93459 only)	-15	-35	-90	mA) = 0 V, Note 2				
Icc	Power Supply Current		105	170	mA		hip Selected, Note 3				
Cin	Input Pin Capacitance		4.0		pF		(IN = 4.0 V, f = 1.0 MHz				
Co	Output Pin Capacitance		7.0		pF	$V_{CC} 5.0 = V, V$	_O = 4.0 V, f = 1.0 MHz				

Commercial

AC Characteristics: $V_{CC} = 5.0 \text{ V} \pm 5\%$, GND = 0 V, $T_A = 0^{\circ}C$ to $+75^{\circ}C$

Symbol	Characteristic	Max	Unit	Condition
taa	Address to Output Access Time	45	ns	See AC Output Load
tacs	Chip Select to Output Access Time	30	ns	See AC Output Load

Military

AC Characteristics: $V_{CC} = 5.0 \text{ V} \pm 10\%$, GND = 0 V, $T_A = 55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$

Symbol	Characteristic	Max	Unit	Condition
taa	Address to Output Access Time	65	ns	See AC Test Output Load
tacs	Chip Select to Output Access Time	30	ns	See AC Test Output Load

- 1. Typical values are at $V_{CC} = 5.0 \text{ V}$, $T_A = +25 ^{\circ}\text{C}$ and maximum loading.
- 2. Not more than one output to be shorted at a time. Duration of the short circuit should not exceed one second.
- 3. For programmed part, add 0.45 mA typical, 0.60 mA maximum per selected programmed product terms and add 2.9 mA typical, 3.9 mA maximum per enabled low output or 33 mA typical, 44 mA maximum for disabled states.

Fig. 1 AC Test Loads




Fig. 3 Read Mode Timing






Fig. 2 Input Levels



Ordering Information



Packages

D = Ceramic DIP

F = Flatpak

L = Leadless Chip Carrier

P = Plastic DIP

Temperature Ranges

C = 0°C to +75°C

M = -55°C to +125°C

Optional Processing

QB = Mil Std 883

Method 5004 & 5005, Level B

QC = Mil Std 883

Method 5004 & 5005, Level C

Commercial Device with

160 Hour Burn In