



### Features

- Repetitive Peak off-State Voltage: 600V
- R.M.S On-State Current( $I_{T(RMS)}=12A$ )
- Low on-state voltage:  $V_{TM}=1.55V$ (Max.)@  $I_T=17A$
- High Commutation  $dV/dt$ .
- Halogen free(WTPB12A60BW-HF)



### General Description

General purpose switching and phase control applications. These devices are intended to be interfaced directly to micro-controllers, logic integrated circuits and other low power gate trigger circuits such as fan speed and temperature modulation control, lighting control and static switching relay.



### Absolute Maximum Ratings (TJ=25°C unless otherwise specified)

Symbol	Parameter	Value	Units
$V_{DRM}/V_{PRM}$	Peak Repetitive Forward Blocking Voltage(gate open) (Note 1)	600	V
$I_{T(RMS)}$	Forward Current RMS (All Conduction Angles, TJ=58°C)	12	A
$I_{TSM}$	Peak Forward Surge Current, (full Cycle, Sine Wave, 50/60 Hz)	120/126	A
$I^2t$	Circuit Fusing Considerations (tp= 10 ms)	100	A <sup>2</sup> s
$P_{GM}$	Peak Gate Power — Forward, (TJ = 58°C,Pulse width≤1.0us)	5	W
$P_{G(AV)}$	Average Gate Power — Forward, (Over any 20ms period)	1	W
$dl/dt$	Critical rate of rise of on-state current $I_{TM} = 20A$ ; $I_G = 200mA$ ; $dl/dt = 200mA/\mu s$	50	A/ $\mu s$
$I_{FGM}$	Peak Gate Current — Forward, $T_J = 125^\circ C$ (20 $\mu s$ , 120 PPS)	4	A
$V_{RGM}$	Peak Gate Voltage — Reverse, $T_J= 125^\circ C$ (20 $\mu s$ , 120 PPS)	10	V
$T_J$ ,	Junction Temperature	-40~125	°C
$T_{stg}$	Storage Temperature	-40~150	°C

**Note1:** Although not recommended, off-state voltages up to 800V may be applied without damage, but the TRIAC may switch to the on-state. The rate of rise of current should not exceed 15A/us.

### Thermal Characteristics


Symbol	Parameter	Value			Units
		Min	Typ	Max	
$R_{QJC}$	Thermal Resistance, Junction-to-Case	-	-	1.4	°C/W
$R_{QJA}$	Thermal Resistance, Junction-to-Ambient	-	-	60	°C/W

**Electrical Characteristics** ( $T_J = 25^\circ\text{C}$  unless otherwise specified)


Symbol	Characteristics		Min	Typ.	Max	Unit
$I_{DRM}/I_{RRM}$	Peak Forward or Reverse Blocking Current ( $V_{DRM}=V_{RRM}$ )	$T_J=25^\circ\text{C}$	-	-	5	$\mu\text{A}$
		$T_J=125^\circ\text{C}$	-	-	1	mA
$V_{TM}$	Forward "On" Voltage (Note2) ( $I_{TM} = 17\text{A}$ $t_p=380\mu\text{s}$ )		-	-	1.55	V
$I_{GT}$	Gate Trigger Current (Continuous dc) ( $V_D = 12\text{ Vdc}$ , $R_L = 33\ \Omega$ )	T2+G+	-	-	50	
		T2+G-	-	-	50	mA
		T2-G-	-	-	50	
$V_{GT}$	Gate Trigger Voltage (Continuous dc) ( $V_D = 12\text{ Vdc}$ , $R_L = 33\ \Omega$ )	T2+G+	-	-	1.2	
		T2+G-	-	-	1.2	V
		T2-G-	-	-	1.2	
$V_{GD}$	Gate threshold voltage( $V_D = V_{DRM}, R_L = 3.3\text{ K}\Omega, T_J=125^\circ\text{C}$ , )		0.2	-	-	V
$dV/dt$	Critical rate of rise of commutation Voltage ( $V_D=0.67V_{DRM}$ )		40	-	-	V/ $\mu\text{s}$
$I_H$	Holding Current ( $I_T = 500\text{ mA}$ ) (Note 3)		-	-	25	mA
$I_L$	Latching current ( $V_D = 12\text{ Vdc}, I_{GT}=0.1\text{A}$ )	T2+G+	-	-	40	
		T2+G-	-	-	70	mA
		T2-G-	-	-	40	
$R_d$	Dynamic resistance		-	-	35	$\text{m}\Omega$

Note 2. Forward current applied for 1 ms maximum duration, duty cycle


Note 3. For both polarities of A2 to A1




**Fig.1** Maximum permissible non-repetitive peak on-state current  $I_{TSM}$ , versus number of cycles, for sinusoidal currents.  $f = 50$  Hz.




**Fig.2** Maximum on-state dissipation,  $P_{tot}$ , versus rms on-state current,  $I_{T(RMS)}$ , where  $\alpha$  = conduction angle.




**Fig.3** Non-repetitive surge peak on-state current for a sinusoidal pulse with width  $tp < 10$  ms, and corresponding value of  $I^2t$ .




**Fig.4** Maximum permissible rms current  $I_{T(RMS)}$ , versus lead temperature  $T_{leads}$ .




**Fig.5** Typical and maximum on-state characteristic.




**Fig.6** Relative variation of gate trigger current, holding current and latching current versus junction temperature (typical values).




**Fig.7** Relative variation of critical rate of decrease of main current versus junction temperature.



**Fig.8** Normalised gate trigger voltage  $V_{GT}(T_j) / V_{GT}(25^{\circ}\text{C})$ , versus junction temperature  $T_j$ .




**Fig.9** Transient thermal impedance  $Z_{th(j-mb)}$ , versus pulse width  $t_p$ .



**Fig.10 Gate Trigger Characteristics Test Circuit**

## Marking layout



: Winsemi Semiconductor Logo

B : IGT

Δ : W: The third quadrant

Null : The fourth quadrant

WW : Weekly code(01-52)

YY : Last two digit of calendar year

(11:2011;12:2012)

: HF Halogen free

Null Halogen

**TO-220 Package Dimension**

