

## 1M X 32 DRAM DIMM Memory Module

### FEATURES

- Performance range:

	$t_{RAC}$	$t_{CAC}$	$t_{RC}$
STI321000AD1-70V	70ns	20ns	130ns
STI321000AD1-80V	80ns	20ns	150ns

- Fast Page Mode operation
- CAS-before-RAS refresh capability
- RAS-only and Hidden refresh capability
- TTL compatible inputs and outputs
- Single +3.3V  $\pm$  10% power supply
- 1024 cycles/16ms refresh
- JEDEC standard pinout
- Available in tin or gold edge connectors

### PIN CONFIGURATION

Pin	Symbol	Pin	Symbol	Pin	Symbol
1	$V_{SS}$	25	DQ <sub>12</sub>	49	DQ <sub>18</sub>
2	DQ <sub>0</sub>	26	DQ <sub>13</sub>	50	DQ <sub>19</sub>
3	DQ <sub>1</sub>	27	DQ <sub>14</sub>	51	DQ <sub>20</sub>
4	DQ <sub>2</sub>	28	A <sub>7</sub>	52	DQ <sub>21</sub>
5	DQ <sub>3</sub>	29	NC	53	DQ <sub>22</sub>
6	DQ <sub>4</sub>	30	$V_{CC}$	54	DQ <sub>23</sub>
7	DQ <sub>5</sub>	31	A <sub>8</sub>	55	NC
8	DQ <sub>6</sub>	32	A <sub>9</sub>	56	DQ <sub>24</sub>
9	DQ <sub>7</sub>	33	NC	57	DQ <sub>25</sub>
10	$V_{CC}$	34	$\overline{RAS}_2$	58	DQ <sub>26</sub>
11	PD <sub>1</sub>	35	DQ <sub>15</sub>	59	DQ <sub>28</sub>
12	A <sub>0</sub>	36	NC	60	DQ <sub>27</sub>
13	A <sub>1</sub>	37	DQ <sub>16</sub>	61	$V_{CC}$
14	A <sub>2</sub>	38	DQ <sub>17</sub>	62	DQ <sub>29</sub>
15	A <sub>3</sub>	39	$V_{SS}$	63	DQ <sub>30</sub>
16	A <sub>4</sub>	40	$\overline{CAS}_0$	64	DQ <sub>31</sub>
17	A <sub>5</sub>	41	$\overline{CAS}_2$	65	NC
18	A <sub>6</sub>	42	$\overline{CAS}_3$	66	PD <sub>2</sub>
19	NC	43	$\overline{CAS}_1$	67	PD <sub>3</sub>
20	NC	44	$\overline{RAS}_0$	68	PD <sub>4</sub>
21	DQ <sub>8</sub>	45	NC	69	PD <sub>5</sub>
22	DQ <sub>9</sub>	46	NC	70	PD <sub>6</sub>
23	DQ <sub>10</sub>	47	$\overline{W}$	71	PD <sub>7</sub>
24	DQ <sub>11</sub>	48	NC	72	$V_{SS}$

### GENERAL DESCRIPTION

The Simple Technology STI321000AD1-xxV is a 1M bit x 32 Dynamic RAM high density memory module. The Simple Technology STI321000AD1-xxV consists of two CMOS 1M x 16 bit DRAMs in 44-pin TSOP package mounted on a 72-pin glass epoxy substrate. A 0.1 $\mu$ F decoupling capacitor is mounted for each DRAM.

The STI321000AD1-xxV is a Dual In-line Memory Module with tin (STI321000AD1-xxVT) or gold (STI321000AD1-xxVG) edge connections and is intended for mounting into 72-pin edge connector sockets.

#### Pin Names

Pin Name	Pin Function
A <sub>0</sub> -A <sub>9</sub>	Address Inputs
DQ <sub>0</sub> -DQ <sub>31</sub>	Data In/Out
$\overline{W}$	Read/Write Input
$\overline{RAS}_0$ , $\overline{RAS}_2$	Row Address Strobe
$\overline{CAS}_0$ - $\overline{CAS}_3$	Column Address Strobe
PD <sub>1</sub> -PD <sub>7</sub>	Presence Detect
$V_{CC}$	Power (+3.3V)
$V_{SS}$	Ground
NC	No Connection


#### Presence Detect Pins

For 1Mx32 Configuration with 1Mx16 chips:


PD<sub>1</sub>=NC, PD<sub>2</sub>= $V_{SS}$ , PD<sub>3</sub>= $V_{SS}$ , PD<sub>4</sub>=NC

Speed			
Pin	60ns	70ns	80ns
PD <sub>5</sub>	NC	$V_{SS}$	NC
PD <sub>6</sub>	NC	NC	$V_{SS}$
Refresh Mode			
Pin	Normal	Self Refresh	
PD <sub>7</sub>	NC	$V_{SS}$	

Odd numbered pins  
from pin 1 to pin 71  
on front




Even numbered pins  
from pin 2 to pin 72  
on back



0051M

FUNCTIONAL BLOCK DIAGRAM



0086

**ABSOLUTE MAXIMUM RATINGS\***

Item	Symbol	Rating	Units
Voltage on Any Pin Relative to $V_{SS}$	$V_{IN}, V_{OUT}$	-0.5 to $V_{CC}+0.5$	V
Voltage on $V_{CC}$ Supply Relative to $V_{SS}$	$V_{CC}$	-0.5 to +4.6	V
Storage Temperature	$T_{stg}$	-55 to +150	°C
Power Dissipation	$P_D$	4.8	W
Short Circuit Output Current	$I_{OS}$	50	mA

\* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**RECOMMENDED OPERATING CONDITIONS** (Voltage reference to  $V_{SS}$ ,  $T_A=0$  to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	$V_{CC}$	3.0	3.3	3.6	V
Ground	$V_{SS}$	0	0	0	V
Input High Voltage	$V_{IH}$	2.0	—	$V_{CC}+0.3$	V
Input Low Voltage	$V_{IL}$	-0.3	—	0.8	V

**DC AND OPERATION CHARACTERISTICS**

(Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Units
Operating Current* ( $\overline{RAS}$ , $\overline{CAS}$ , Address Cycling @ $t_{RC}=\text{min.}$ )	STI321000AD1-70V STI321000AD1-80V $I_{CC1}$	— —	200 180	mA mA
Standby Current ( $\overline{RAS}=\overline{CAS}=V_{IH}$ )	$I_{CC2}$	—	4	mA
$\overline{RAS}$ -Only Refresh Current* ( $\overline{CAS}=V_{IH}$ , $\overline{RAS}$ Cycling @ $t_{RC}=\text{min.}$ )	STI321000AD1-70V STI321000AD1-80V $I_{CC3}$	— —	200 180	mA mA
Fast Page Mode Current* ( $\overline{RAS}=V_{IL}$ , $\overline{CAS}$ Cycling: $t_{PC}=\text{min.}$ )	STI321000AD1-70V STI321000AD1-80V $I_{CC4}$	— —	140 120	mA mA
Standby Current ( $\overline{RAS}=\overline{CAS}=V_{CC}-0.2V$ )	$I_{CC5}$	—	800	$\mu A$
$\overline{CAS}$ -Before- $\overline{RAS}$ Refresh Current* ( $\overline{RAS}$ and $\overline{CAS}$ Cycling @ $t_{RC}=\text{min.}$ )	STI321000AD1-70V STI321000AD1-80V $I_{CC6}$	— —	200 180	mA mA
Input Leakage Current (Any input $0 \leq V_{IN} \leq V_{CC}+0.5V$ , all other pins not under test=0V)	$I_{IL}$	-20	20	$\mu A$
Output Leakage Current (Data out is disabled, $0 \leq V_{OUT} \leq 3.6V$ )	$I_{OL}$	-20	20	$\mu A$
Output High Voltage Level ( $I_{OH}=-2mA$ )	$V_{OH}$	2.4	—	V
Output Low Voltage Level ( $I_{OL}=2mA$ )	$V_{OL}$	—	0.4	V

\*NOTE:  $I_{CC1}$ ,  $I_{CC3}$ ,  $I_{CC4}$ , and  $I_{CC6}$  are dependent on output loading and cycling rates. Specified values are obtained with the output open.  $I_{CC}$  is specified as an average current.

**CAPACITANCE** ( $T_A=25^\circ\text{C}$ )

Item	Symbol	Min	Max	Units
Input Capacitance ( $A_0-A_9$ )	$C_{IN1}$	—	64	pF
Input Capacitance ( $\overline{W}$ )	$C_{IN2}$	—	70	pF
Input Capacitance ( $\overline{RAS}_0, \overline{RAS}_2$ )	$C_{IN3}$	—	42	pF
Input Capacitance ( $\overline{CAS}_0-\overline{CAS}_3$ )	$C_{IN4}$	—	36	pF
Input/Output Capacitance ( $DQ_{0-7, 8-15, 16-23, 24-31}$ )	$CDQ_1$	—	17	pF

**AC CHARACTERISTICS** ( $0^\circ\text{C}\leq T_A\leq 70^\circ\text{C}$ ,  $V_{CC}=3.3V\pm 10\%$ , See notes 1, 2)

Parameter	Symbol	STI321000AD1-70V		STI321000AD1-80V		Unit	Notes
		Min	Max	Min	Max		
Random read or write cycle time	$t_{RC}$	130		150		ns	
Access time from $\overline{RAS}$	$t_{RAC}$		70		80	ns	3, 4
Access time from $\overline{CAS}$	$t_{CAC}$		20		20	ns	3, 4, 5
Access time from column address	$t_{AA}$		35		40	ns	3, 11
$\overline{CAS}$ to output in Low-Z	$t_{CLZ}$	0		0		ns	3
Output buffer turn-off delay	$t_{OFF}$	0	20	0	20	ns	7
Transition time (rise and fall)	$t_T$	3	50	3	50	ns	2
$\overline{RAS}$ precharge time	$t_{RP}$	50		60		ns	
$\overline{RAS}$ pulse width	$t_{RAS}$	70	10,000	80	10,000	ns	
$\overline{RAS}$ hold time	$t_{RSH}$	20		20		ns	
$\overline{CAS}$ hold time	$t_{CSH}$	70		80		ns	
$\overline{CAS}$ pulse width	$t_{CAS}$	18	10,000	20	10,000	ns	
$\overline{RAS}$ to $\overline{CAS}$ delay time	$t_{RCD}$	20	50	20	60	ns	4
$\overline{RAS}$ to column address delay time	$t_{RAD}$	15	35	15	40	ns	11
$\overline{CAS}$ to $\overline{RAS}$ precharge time	$t_{CRP}$	5		5		ns	
Row address set-up time	$t_{ASR}$	0		0		ns	
Row address hold time	$t_{RAH}$	10		10		ns	
Column address set-up time	$t_{ASC}$	0		0		ns	
Column address hold time	$t_{CAH}$	15		15		ns	
Column address hold referenced to $\overline{RAS}$	$t_{AR}$	55		60		ns	6
Column address to $\overline{RAS}$ lead time	$t_{RAL}$	35		40		ns	
Read command set-up time	$t_{RCS}$	0		0		ns	
Read command hold referenced to $\overline{CAS}$	$t_{RCH}$	0		0		ns	9
Read command hold referenced to $\overline{RAS}$	$t_{RRH}$	0		0		ns	9
Write command hold time	$t_{WCH}$	15		15		ns	
Write command hold referenced to $\overline{RAS}$	$t_{WCR}$	55		60		ns	6
Write command pulse width	$t_{WP}$	15		15		ns	
Write command to $\overline{RAS}$ lead time	$t_{RWL}$	20		20		ns	
Write command to $\overline{CAS}$ lead time	$t_{CWL}$	15		15		ns	
Data-in set-up time	$t_{DS}$	0		0		ns	10
Data-in hold time	$t_{DH}$	15		15		ns	10
Data-in hold referenced to $\overline{RAS}$	$t_{DHR}$	55		60		ns	6
Refresh period	$t_{REF}$		16		16	ms	

continued on the next page

## AC CHARACTERISTICS (continued)

Parameter	Symbol	STI321000AD1-70V		STI321000AD1-80V		Unit	Notes
		Min	Max	Min	Max		
Write command set-up time	$t_{WCS}$	0		0		ns	8
$\overline{CAS}$ set-up time (C-B-R refresh)	$t_{CSR}$	10		10		ns	
$\overline{CAS}$ hold time (C-B-R refresh)	$t_{CHR}$	15		15		ns	
$\overline{RAS}$ precharge to $\overline{CAS}$ hold time	$t_{RPC}$	5		5		ns	
Access time from $\overline{CAS}$ precharge	$t_{CPA}$		40		45	ns	3
Fast Page mode cycle time	$t_{PC}$	45		50		ns	
$\overline{CAS}$ precharge time (fast page)	$t_{CP}$	10		10		ns	
$\overline{RAS}$ pulse width (fast page)	$t_{RASP}$	70	200,000	80	200,000	ns	
$\overline{W}$ to $\overline{RAS}$ precharge time ( $\overline{C}$ - $\overline{B}$ - $\overline{R}$ refresh)	$t_{WRP}$	10		10		ns	
$\overline{W}$ to $\overline{RAS}$ hold time (C-B-R refresh)	$t_{WRH}$	10		10		ns	
$\overline{CAS}$ precharge (C-B-R counter test)	$t_{CPT}$	30		30		ns	



## NOTES

- An initial pause of 200  $\mu$ s is required after power-up followed by any 8  $\overline{RAS}$  cycles before proper device operation is achieved.
- $V_{IH(min)}$  and  $V_{IL(max)}$  are reference levels for measuring timing of input signals. Transition times are measured between  $V_{IH(min)}$  and  $V_{IL(max)}$  and are assumed to be 5ns for all inputs.
- Measure with a load equivalent to 2 TTL loads and 100pF.
- Operation within the  $t_{RCD(max)}$  limit insures that  $t_{RAC(max)}$  can be met.  $t_{RCD(max)}$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD(max)}$  limit, then access time is controlled exclusively by  $t_{CAC}$ .
- Assumes that  $t_{RCD} \geq t_{RCD(max)}$ .
- $t_{AR}$ ,  $t_{WCR}$ ,  $t_{DHR}$  are referenced to  $t_{RAD(max)}$ .
- This parameter defines the time at which the output achieves the open circuit condition and is not referenced to  $V_{OH}$  or  $V_{OL}$ .
- $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$ , and  $t_{AWD}$  are non-restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS(min)}$  the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle.
- Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
- These parameters are referenced to the  $\overline{CAS}$  leading edge in early write cycles and to the  $\overline{W}$  leading edge in read-write cycles.
- Operation within the  $t_{RAD(max)}$  limit insures that  $t_{RAC(max)}$  can be met.  $t_{RAD(max)}$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD(max)}$  limit, then access time is controlled by  $t_{AA}$ .

## TIMING DIAGRAMS

Please refer to attached Timing Chart I.

PACKAGE DIMENSIONS



0052

TOLERANCES: ±0.005 UNLESS OTHERWISE SPECIFIED