PCF8574

## **CONTENTS**

1	FEATURES
2	GENERAL DESCRIPTION
3	ORDERING INFORMATION
4	BLOCK DIAGRAM
5	PINNING
6	CHARACTERISTICS OF THE I <sup>2</sup> C-BUS
6.1 6.2 6.3 6.4	Bit transfer Start and stop conditions System configuration Acknowledge
7	FUNCTIONAL DESCRIPTION
7.1 7.2 7.3	Addressing Interrupt Quasi-bidirectional I/Os
8	LIMITING VALUES
9	HANDLING
10	DC CHARACTERISTICS
11	I <sup>2</sup> C-BUS TIMING CHARACTERISTICS
12	PACKAGE OUTLINES
13	SOLDERING
13.1 13.2 13.2.1 13.2.2 13.3	Introduction DIP Soldering by dipping or by wave Repairing soldered joints SO and SSOP
13.3.1 13.3.2 13.3.3	Reflow soldering Wave soldering Repairing soldered joints
14	DEFINITIONS
15	LIFE SUPPORT APPLICATIONS
16	PURCHASE OF PHILIPS I <sup>2</sup> C COMPONENTS



# Remote 8-bit I/O expander for I<sup>2</sup>C-bus

PCF8574

### 1 FEATURES

- Operating supply voltage 2.5 to 6 V
- Low standby current consumption of 10 μA maximum
- I<sup>2</sup>C to parallel port expander
- Open-drain interrupt output
- 8-bit remote I/O port for the I<sup>2</sup>C-bus
- · Compatible with most microcontrollers
- Latched outputs with high current drive capability for directly driving LEDs
- Address by 3 hardware address pins for use of up to 8 devices (up to 16 with PCF8574A)
- DIP16, or space-saving SO16 or SSOP20 packages.

### 2 GENERAL DESCRIPTION

The PCF8574 is a silicon CMOS circuit. It provides general purpose remote I/O expansion for most microcontroller families via the two-line bidirectional bus (I<sup>2</sup>C).

The device consists of an 8-bit quasi-bidirectional port and an I²C-bus interface. The PCF8574 has a low current consumption and includes latched outputs with high current drive capability for directly driving LEDs. It also possesses an interrupt line  $(\overline{\text{INT}})$  which can be connected to the interrupt logic of the microcontroller. By sending an interrupt signal on this line, the remote I/O can inform the microcontroller if there is incoming data on its ports without having to communicate via the I²C-bus. This means that the PCF8574 can remain a simple slave device.

The PCF8574 and PCF8574A versions differ only in their slave address as shown in Fig.9.


### 3 ORDERING INFORMATION

TYPE NUMBER		PACKAGE	
I TPE NUMBER	NAME	DESCRIPTION	VERSION
PCF8574P; PCF8574AP	DIP16	plastic dual in-line package; 16 leads (300 mil)	SOT38-1
PCF8574T; PCF8574AT	SO16	plastic small outline package; 16 leads; body width 7.5 mm	SOT162-1
PCF8574TS	SSOP20	plastic shrink small outline package; 20 leads; body width 4.4 mm	SOT266-1

# Remote 8-bit I/O expander for I<sup>2</sup>C-bus

PCF8574


### 4 BLOCK DIAGRAM




PCF8574

### 5 PINNING

OVMDOL	PI	N	DECORPORTION
SYMBOL	DIP16; SO16	SSOP20	DESCRIPTION
A0	1	6	address input 0
A1	2	7	address input 1
A2	3	9	address input 2
P0	4	10	quasi-bidirectional I/O 0
P1	5	11	quasi-bidirectional I/O 1
P2	6	12	quasi-bidirectional I/O 2
P3	7	14	quasi-bidirectional I/O 3
V <sub>SS</sub>	8	15	supply ground
P4	9	16	quasi-bidirectional I/O 4
P5	10	17	quasi-bidirectional I/O 5
P6	11	19	quasi-bidirectional I/O 6
P7	12	20	quasi-bidirectional I/O 7
ĪNT	13	1	interrupt output (active LOW)
SCL	14	2	serial clock line
SDA	15	4	serial data line
$V_{\mathrm{DD}}$	16	5	supply voltage
n.c.	_	3	not connected
n.c.	_	8	not connected
n.c.	_	13	not connected
n.c.	_	18	not connected





# Remote 8-bit I/O expander for I<sup>2</sup>C-bus

PCF8574

### 6 CHARACTERISTICS OF THE I2C-BUS

The I<sup>2</sup>C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

### 6.1 Bit transfer


One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals (see Fig.4).


### 6.2 Start and stop conditions


Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the start condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the stop condition (P) (see Fig.5).

### 6.3 System configuration

A device generating a message is a 'transmitter', a device receiving is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves' (see Fig.6).







# Remote 8-bit I/O expander for I<sup>2</sup>C-bus

PCF8574


## 6.4 Acknowledge

The number of data bytes transferred between the start and the stop conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter whereas the master generates an extra acknowledge related clock pulse.

A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave

transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse, set-up and hold times must be taken into account.


A master receiver must signal an end of data to the transmitter by **not** generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a stop condition.



# Remote 8-bit I/O expander for I<sup>2</sup>C-bus


PCF8574

### 7 FUNCTIONAL DESCRIPTION




### 7.1 Addressing

For addressing see Figs 9, 10 and 11.




Each of the PCF8574's eight I/Os can be independently used as an input or output. Input data is transferred from the port to the microcontroller by the READ mode (see Fig.11). Output data is transmitted to the port by the WRITE mode (see Fig.10).

PCF8574



PCF8574



# Remote 8-bit I/O expander for I<sup>2</sup>C-bus

PCF8574

## 7.2 Interrupt (see Figs 12 and 13)

The PCF8574 provides an open drain output (INT) which can be fed to a corresponding input of the microcontroller. This gives these chips a type of master function which can initiate an action elsewhere in the system.

An interrupt is generated by any rising or falling edge of the port inputs in the input mode. After time  $t_{iv}$  the signal  $\overline{INT}$  is valid.

Resetting and reactivating the interrupt circuit is achieved when data on the port is changed to the original setting or data is read from or written to the port which has generated the interrupt.

Resetting occurs as follows:


- In the READ mode at the acknowledge bit after the rising edge of the SCL signal
- In the WRITE mode at the acknowledge bit after the HIGH-to-LOW transition of the SCL signal


 Interrupts which occur during the acknowledge clock pulse may be lost (or very short) due to the resetting of the interrupt during this pulse.

Each change of the I/Os after resetting will be detected and, after the next rising clock edge, will be transmitted as INT. Reading from or writing to another device does not affect the interrupt circuit.

### 7.3 Quasi-bidirectional I/Os (see Fig. 14)


A quasi-bidirectional I/O can be used as an input or output without the use of a control signal for data direction. At power-on the I/Os are HIGH. In this mode only a current source to  $V_{DD}$  is active. An additional strong pull-up to  $V_{DD}$  allows fast rising edges into heavily loaded outputs. These devices turn on when an output is written HIGH, and are switched off by the negative edge of SCL. The I/Os should be HIGH before being used as inputs.





1997 Apr 02

PCF8574



# Remote 8-bit I/O expander for I<sup>2</sup>C-bus

PCF8574

### 8 LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
$V_{DD}$	supply voltage	-0.5	+7.0	٧
V <sub>I</sub>	input voltage	V <sub>SS</sub> – 0.5	V <sub>DD</sub> + 0.5	٧
I	DC input current	_	±20	mA
lo	DC output current	_	±25	mA
I <sub>DD</sub>	supply current	_	±100	mA
I <sub>SS</sub>	supply current	_	±100	mA
P <sub>tot</sub>	total power dissipation	_	400	mW
Po	power dissipation per output	_	100	mW
T <sub>stg</sub>	storage temperature	<b>–65</b>	+150	°C
$T_{amb}$	operating ambient temperature	-40	+85	°C

### 9 HANDLING

Inputs and outputs are protected against electrostatic discharge in normal handling. However, to be totally safe, it is desirable to take precautions appropriate to handling MOS devices. Advice can be found in Data Handbook IC12 under "Handling MOS Devices".

### 10 DC CHARACTERISTICS

 $V_{DD}$  = 2.5 to 6 V;  $V_{SS}$  = 0 V;  $T_{amb}$  = -40 to +85 °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply				_		
$V_{DD}$	supply voltage		2.5	_	6.0	V
I <sub>DD</sub>	supply current	operating mode; $V_{DD}$ = 6 V; no load; $V_{I}$ = $V_{DD}$ or $V_{SS}$ ; $f_{SCL}$ = 100 kHz	_	40	100	μΑ
I <sub>stb</sub>	standby current	standby mode; $V_{DD} = 6 V$ ; no load; $V_{I} = V_{DD}$ or $V_{SS}$	_	2.5	10	μΑ
V <sub>POR</sub>	Power-on reset voltage	V <sub>DD</sub> = 6 V; no load; V <sub>I</sub> = V <sub>DD</sub> or V <sub>SS</sub> ; note 1	_	1.3	2.4	٧
Input SCL;	input/output SDA					
V <sub>IL</sub>	LOW level input voltage		-0.5	_	+0.3V <sub>DD</sub>	V
V <sub>IH</sub>	HIGH level input voltage		0.7V <sub>DD</sub>	_	V <sub>DD</sub> + 0.5	V
I <sub>OL</sub>	LOW level output current	V <sub>OL</sub> = 0.4 V	3	_	_	mA
IL	leakage current	$V_{I} = V_{DD}$ or $V_{SS}$	<b>-1</b>	_	+1	μΑ
C <sub>i</sub>	input capacitance	$V_I = V_{SS}$	_	_	7	pF

# Remote 8-bit I/O expander for I<sup>2</sup>C-bus

PCF8574

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I/Os		•	•	•	•	•
V <sub>IL</sub>	LOW level input voltage		-0.5	_	+0.3V <sub>DD</sub>	V
V <sub>IH</sub>	HIGH level input voltage		0.7V <sub>DD</sub>	_	V <sub>DD</sub> + 0.5	V
I <sub>IHL(max)</sub>	maximum allowed input current through protection diode	$V_l \ge V_{DD}$ or $V_l \le V_{SS}$	_	_	±400	μΑ
I <sub>OL</sub>	LOW level output current	V <sub>OL</sub> = 1 V; V <sub>DD</sub> = 5 V	10	25	Ī-	mA
I <sub>OH</sub>	HIGH level output current	$V_{OH} = V_{SS}$	30	_	300	μΑ
l <sub>OHt</sub>	transient pull-up current	HIGH during acknowledge (see Fig.14); V <sub>OH</sub> = V <sub>SS</sub> ; V <sub>DD</sub> = 2.5 V	_	-1	-	mA
Ci	input capacitance		_	_	10	pF
C <sub>o</sub>	output capacitance		_	_	10	pF
Port timing	; <b>C</b> <sub>L</sub> ≤ <b>100 pF</b> (see Figs 10 and	d 11)	•	•	•	
t <sub>pv</sub>	output data valid		_	_	4	μs
t <sub>su</sub>	input data set-up time		0	_	_	μs
t <sub>h</sub>	input data hold time		4	_	_	μs
Interrupt IN	T (see Fig.13)					
I <sub>OL</sub>	LOW level output current	V <sub>OL</sub> = 0.4 V	1.6	_	_	mA
Iμ	leakage current	$V_I = V_{DD}$ or $V_{SS}$	-1	_	+1	μΑ
TIMING; C <sub>L</sub> ≤	100 PF					•
t <sub>iv</sub>	input data valid time		_	_	4	μs
t <sub>ir</sub>	reset delay time		_	_	4	μs
Select inpu	ts A0 to A2	•	•			•
V <sub>IL</sub>	LOW level input voltage		-0.5	_	+0.3V <sub>DD</sub>	V
V <sub>IH</sub>	HIGH level input voltage		0.7V <sub>DD</sub>	_	V <sub>DD</sub> + 0.5	V
ILI	input leakage current	pin at V <sub>DD</sub> or V <sub>SS</sub>	-250	_	+250	nA

#### Note

1. The Power-on reset circuit resets the  $I^2C$ -bus logic with  $V_{DD} < V_{POR}$  and sets all I/Os to logic 1 (with current source to  $V_{DD}$ ).

# Remote 8-bit I/O expander for I<sup>2</sup>C-bus


PCF8574

### 11 I2C-BUS TIMING CHARACTERISTICS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
I <sup>2</sup> C-BUS TIM	IING (see Fig.15; note 1)	•			
f <sub>SCL</sub>	SCL clock frequency	_	_	100	kHz
t <sub>SW</sub>	tolerable spike width on bus	_	_	100	ns
t <sub>BUF</sub>	bus free time	4.7	_	_	μs
t <sub>SU;STA</sub>	START condition set-up time	4.7	_	_	μs
t <sub>HD;STA</sub>	START condition hold time	4.0	_	_	μs
t <sub>LOW</sub>	SCL LOW time	4.7	_	_	μs
t <sub>HIGH</sub>	SCL HIGH time	4.0	_	_	μs
t <sub>r</sub>	SCL and SDA rise time	_	_	1.0	μs
t <sub>f</sub>	SCL and SDA fall time	_	_	0.3	μs
t <sub>SU;DAT</sub>	data set-up time	250	_	_	ns
t <sub>HD;DAT</sub>	data hold time	0	_	-	ns
t <sub>VD;DAT</sub>	SCL LOW to data out valid	_	_	3.4	μs
t <sub>SU;STO</sub>	STOP condition set-up time	4.0	_	_	μs

### Note

1. All the timing values are valid within the operating supply voltage and ambient temperature range and refer to  $V_{IL}$  and  $V_{IH}$  with an input voltage swing of  $V_{SS}$  to  $V_{DD}$ .




# Remote 8-bit I/O expander for I<sup>2</sup>C-bus

PCF8574

### 12 PACKAGE OUTLINES

DIP16: plastic dual in-line package; 16 leads (300 mil); long body

SOT38-1



### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>1</sub>	L	ME	Мн	w	Z <sup>(1)</sup> max.
mm	4.7	0.51	3.7	1.40 1.14	0.53 0.38	0.32 0.23	21.8 21.4	6.48 6.20	2.54	7.62	3.9 3.4	8.25 7.80	9.5 8.3	0.254	2.2
inches	0.19	0.020	0.15	0.055 0.045	0.021 0.015	0.013 0.009	0.86 0.84	0.26 0.24	0.10	0.30	0.15 0.13	0.32 0.31	0.37 0.33	0.01	0.087

#### Note


1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT38-1	050G09	MO-001AE			<del>92-10-02</del> 95-01-19

PCF8574

## SO16: plastic small outline package; 16 leads; body width 7.5 mm

SOT162-1



UNIT	A max.	<b>A</b> <sub>1</sub>	A <sub>2</sub>	Аз	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	z <sup>(1)</sup>	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	10.5 10.1	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.41 0.40	0.30 0.29	0.050	0.42 0.39	0.055	0.043 0.016	0.043 0.039	0.01	0.01	0.004	0.035 0.016	0°

#### Note


1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ	PROJECTION	ISSUE DATE
SOT162-1	075E03	MS-013AA			<del>92-11-17</del> 95-01-24

PCF8574

## SSOP20: plastic shrink small outline package; 20 leads; body width 4.4 mm

SOT266-1



UN	T A		<b>A</b> <sub>1</sub>	A <sub>2</sub>	<b>A</b> <sub>3</sub>	bp	С	D <sup>(1)</sup>	E <sup>(1)</sup>	e	HE	L	Lp	Q	v	w	у	z <sup>(1)</sup>	θ
mr	n 1.	5	0.15 0	1.4 1.2	0.25	0.32 0.20	0.20 0.13	6.6 6.4	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.45	0.65 0.45	0.2	0.13	0.1	0.48 0.18	10° 0°

#### Note

1. Plastic or metal protrusions of 0.20 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN	ISSUE DATE
	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT266-1						<del>-90-04-05</del> 95-02-25

# Remote 8-bit I/O expander for I<sup>2</sup>C-bus

PCF8574

### 13 SOLDERING

#### 13.1 Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "IC Package Databook" (order code 9398 652 90011).

#### 13.2 DIP

### 13.2.1 SOLDERING BY DIPPING OR BY WAVE

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ( $T_{stg\ max}$ ). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

### 13.2.2 REPAIRING SOLDERED JOINTS

Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

#### 13.3 SO and SSOP

#### 13.3.1 REFLOW SOLDERING

Reflow soldering techniques are suitable for all SO and SSOP packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement. Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

### 13.3.2 WAVE SOLDERING

Wave soldering is **not** recommended for SSOP packages. This is because of the likelihood of solder bridging due to closely-spaced leads and the possibility of incomplete solder penetration in multi-lead devices.

If wave soldering cannot be avoided, the following conditions must be observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow and must incorporate solder thieves at the downstream end.

Even with these conditions, only consider wave soldering SSOP packages that have a body width of 4.4 mm, that is SSOP16 (SOT369-1) or SSOP20 (SOT266-1).

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

### 13.3.3 REPAIRING SOLDERED JOINTS

Fix the component by first soldering two diagonally-opposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

1997 Apr 02

19