



# 512K x 8 Static RAM

### Features

- High speed
- t<sub>AA</sub> = 12 ns
- Low active power
  504 mW (max.)
- Low CMOS standby power (Commercial L version) — 1.8 mW (max.)
- 2.0V Data Retention (660  $\mu\text{W}$  at 2.0V retention)
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with CE and OE features


### **Functional Description**<sup>[1]</sup>

The CY7C1049BNV33 is a high-performance CMOS Static RAM organized as 524,288 words by 8 bits. Easy <u>memory</u> expansion is provided by an active LOW Chip Enable ( $\overline{CE}$ ), an active LOW Output Enable ( $\overline{OE}$ ), and three-state drivers. <u>Writing to the device is accomplished by taking Chip Enable</u> ( $\overline{CE}$ ) and Write Enable ( $\overline{WE}$ ) inputs LOW. Data on the eight I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is then written into the location specified on the address pins (A<sub>0</sub> through A<sub>18</sub>).

Reading from the device is accomplished by taking Chip Enable ( $\overline{\text{CE}}$ ) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins ( $I/O_0$  through  $I/O_7$ ) are placed in a high-impedance state when the <u>device</u> is deselected (CE HIGH), the <u>outputs</u> are disabled (OE HIGH), or during a write operation (CE LOW, and WE LOW).

The CY7C1049BNV33 is available in a standard 400-mil-wide 36-pin SOJ and 44-pin TSOPII packages with center power and ground (revolutionary) pinout.





# CY7C1049BNV33

### **Selection Guide**

		-12	-15	-20
Maximum Access Time (ns)	12	15	20	
Maximum Operating Current (mA)	Com'l	200	180	160
	Ind'l	220	200	170
Maximum CMOS Standby Current (mA)	Com'l/Ind'l	8	8	8
	Com'l L	0.5	0.5	0.5

### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	–65°C to +150°C
Ambient Temperature with	
Power Applied	–55°C to +125°C
Supply Voltage on $V_{\mbox{\scriptsize CC}}$ to Relative GNI	D <sup>[2]</sup> –0.5V to +4.6V
DC Voltage Applied to Outputs <sup>[2]</sup>	
in High Z State	–0.5V to V <sub>CC</sub> + 0.5V

### DC Electrical Characteristics Over the Operating Range

DC Input Voltage<sup>[2]</sup>.....--0.5V to V<sub>CC</sub> + 0.5V Current into Outputs (LOW)...... 20 mA

### **Operating Range**

Range	Ambient Temperature	v <sub>cc</sub>
Commercial	0°C to +70°C	$3.3V\pm0.3V$
Industrial	–40°C to +85°C	

				-12			-15	-20		
Parameter	Description	Test Conditi	Test Conditions		Max.	Min.	Max.	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -4.0 mA				2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	$V_{CC} = Min.,$ $I_{OL} = 8.0 mA$			0.4		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		-		V <sub>CC</sub> + 0.5	2.2	V <sub>CC</sub> + 0.5	2.2	V <sub>CC</sub> + 0.5	V
V <sub>IL</sub>	Input LOW Voltage <sup>[2]</sup>				0.8	-0.5	0.8	-0.5	0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \leq V_I \leq V_{CC}$		-1	+1	-1	+1	-1	+1	μΑ
I <sub>OZ</sub>	Output Leakage Current	$GND \leq V_{OUT} \leq V_{CC}$ , Output Disabled		-1	+1	-1	+1	-1	+1	μΑ
I <sub>CC</sub>	V <sub>CC</sub> Operating	V <sub>CC</sub> = Max.,	Com'l		200		180		160	mA
	Supply Current	$f = f_{MAX} = 1/t_{RC}$	Ind'l		220		200		170	mA
I <sub>SB1</sub>	Automatic CE Power-Down Current —TTL Inputs	$\begin{array}{l} \text{Max. } V_{CC}, \ \overline{\text{CE}} \geq V_{IH} \\ V_{IN} \geq V_{IH} \text{ or } \\ V_{IN} \leq V_{IL}, \ f = f_{MAX} \end{array}$			30		30		30	mA
I <sub>SB2</sub>	Automatic CE	<u>Ma</u> x. V <sub>CC</sub> ,	Com'l/Ind'l		8		8		8	mA
	Power-Down CE Current V <sub>IN</sub> —CMOS Inputs or V		Com'l L		0.5		0.5		0.5	mA

### Capacitance<sup>[3]</sup>


Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz}, \\ V_{CC} = 3.3 \text{V}$	8	pF
C <sub>OUT</sub>	I/O Capacitance		8	pF

Notes:

For guidelines on SRAM system design, please refer to the 'System Design Guidelines' Cypress application note, available on the internet at www.cypress.com.
V<sub>IL</sub> (min.) = -2.0V for pulse durations of less than 20 ns.
Tested initially and after any design or process changes that may affect these parameters.



### AC Test Loads and Waveforms



### AC Switching Characteristics<sup>[4]</sup> Over the Operating Range

		-	12	-15		-20		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle								•
t <sub>power</sub>	V <sub>CC</sub> (typical) to the First Access <sup>[5]</sup>	1		1		1		μs
t <sub>RC</sub>	Read Cycle Time	12		15		20		ns
t <sub>AA</sub>	Address to Data Valid		12		15		20	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		3		3		ns
t <sub>ACE</sub>	CE LOW to Data Valid		12		15		20	ns
t <sub>DOE</sub>	OE LOW to Data Valid		6		7		8	ns
t <sub>LZOE</sub>	OE LOW to Low Z	0		0		0		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[6, 7]</sup>		6		7		8	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[7]</sup>	3		3		3		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[6, 7]</sup>		6		7		8	ns
t <sub>PU</sub>	CE LOW to Power-Up	0		0		0		ns
t <sub>PD</sub>	CE HIGH to Power-Down		12		15		20	ns
Write Cycle <sup>[</sup>	8, 9]	<u>.</u>				-		
t <sub>WC</sub>	Write Cycle Time	12		15		20		ns
t <sub>SCE</sub>	CE LOW to Write End	10		12		13		ns
t <sub>AW</sub>	Address Set-Up to Write End	10		12		13		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		0		ns
t <sub>PWE</sub>	WE Pulse Width	10		12		13		ns
t <sub>SD</sub>	Data Set-Up to Write End	7		8		9		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		0		ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[7]</sup>	3		3		3		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[6, 7]</sup>		6		7		8	ns

Notes:

4. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified l<sub>OL</sub>/l<sub>OH</sub> and 30-pF load capacitance.
5. This part has a voltage regulator which steps down the voltage from 5V to 3.3V internally. T<sub>power</sub> time has to be provided initially before a read/write operation is capacitance.

started.

6. t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ± 500 mV from steady-state voltage.

At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>. t<sub>HZCE</sub> is less than t<sub>LZCE</sub> is less than t<sub>LZCE</sub>. t<sub>HZCE</sub> is less than t<sub>LZCE</sub> is less than t<sub>LZCE</sub>. t<sub>HZCE</sub> is less than t<sub>LZCE</sub> is less than t<sub>LZCE</sub>. t<sub>HZCE</sub> is less than t<sub>LZCE</sub>. The internal write time of the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE must be LOW to initiate a write, and the transition of either of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
The minimum write cycle time for Write Cycle No. 3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.

10. No input may exceed V<sub>CC</sub> + 0.5V


11.  $t_r \le 3$  ns for the -12 and -15 speeds.  $t_r \le 5$  ns for the -20 ns and slower speeds.



Parameter	Description	Conditions <sup>[10]</sup>	Min.	Max	Unit
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention		2.0		V
I <sub>CCDR</sub>	Data Retention Current	$\frac{V_{CC}}{CE} = V_{DR} = 2.0V,$ $CE \ge V_{CC} - 0.3V$		330	μΑ
t <sub>CDR</sub> <sup>[3]</sup>	Chip Deselect to Data Retention Time	CE ≥ V <sub>CC</sub> – 0.3V V <sub>IN</sub> ≥ V <sub>CC</sub> – 0.3V or V <sub>IN</sub> ≤ 0.3V	0		ns
t <sub>R</sub> <sup>[11]</sup>	Operation Recovery Time		t <sub>RC</sub>		ns

### Data Retention Characteristics Over the Operating Range (For L version only)

### **Data Retention Waveform**



### **Switching Waveforms**

Read Cycle No. 1<sup>[12, 13]</sup>

#### ADDRESS t<sub>RC</sub> CE t<sub>ACE</sub> OE t<sub>HZOE</sub> t<sub>DOE</sub> t<sub>HZCE</sub> HIGH IMPEDANCE t<sub>LZOE</sub> HIGH IMPEDANCE DATA VALID DATA OUT t<sub>LZCE</sub> t<sub>PD</sub> t<sub>PU</sub> Vcc SUPPLY 50% 50% CURRENT

### Read Cycle No. 2 (OE Controlled)<sup>[13, 14]</sup>

Notes: 12. <u>Dev</u>ice is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ . 13. WE is HIGH for read cycle. 14. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.

I<sub>CC</sub>


I<sub>SB</sub>

t<sub>RC</sub> ADDRESS t<sub>AA</sub> t<sub>OHA</sub> DATA OUT PREVIOUS DATA VALID DATA VALID




### Switching Waveforms (continued)

### Write Cycle No. 1 (WE Controlled, OE HIGH During Write)<sup>[15, 16]</sup>



### Write Cycle No. 2 ( $\overline{WE}$ Controlled, $\overline{OE}$ LOW)<sup>[16]</sup>



### **Truth Table**

CE	OE	WE	1/0 <sub>0</sub> – 1/0 <sub>7</sub>	Mode	Power
Н	х	Х	High Z	Power-Down	Standby (I <sub>SB</sub> )
L	L	Н	Data Out	Read	Active (I <sub>CC</sub> )
L	Х	L	Data In	Write	Active (I <sub>CC</sub> )
L	Н	Н	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )

### Notes:

15. Data I/O is high-impedance if  $\overline{OE} = V_{|H}$ . 16. If  $\overline{CE}$  goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.

17. During this period the I/Os are in the output state and input signals should not be applied.




### **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
12	CY7C1049BNV33-12ZC	51-85087	44-Pin TSOP II Z44	Commercial
	CY7C1049BNV33-12VXC	51-85090	36-Lead (400-Mil) Molded SOJ (Pb-free)	
	CY7C1049BNV33-12VI	51-85090	36-Lead (400-Mil) Molded SOJ	Industrial
	CY7C1049BNV33-12VXI	51-85090	36-Lead (400-Mil) Molded SOJ (Pb-free)	
15	CY7C1049BNV33-15VC	51-85090	36-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1049BNV33-15VXC	51-85090	36-Lead (400-Mil) Molded SOJ (Pb-free)	
	CY7C1049BNV33L-15VXC	51-85090	36-Lead (400-Mil) Molded SOJ (Pb-free)	
	CY7C1049BNV33-15ZC	51-85087	44-Pin TSOP II Z44	
	CY7C1049BNV33-15VI	51-85090	36-Lead (400-Mil) Molded SOJ	Industrial
	CY7C1049BNV33-15VXI	51-85090	36-Lead (400-Mil) Molded SOJ (Pb-free)	
	CY7C1049BNV33-15ZI	51-85087	44-Pin TSOP II Z44	
20	CY7C1049BNV33-20VC	51-85090	36-Lead (400-Mil) Molded SOJ	Commercial
	CY7C1049BNV33-20VXC	51-85090	36-Lead (400-Mil) Molded SOJ (Pb-free)	
	CY7C1049BNV33-20VXI	51-85090	36-Lead (400-Mil) Molded SOJ (Pb-free)	Industrial


Please contact local sales representative regarding availability of these parts

## Package Diagrams





### Package Diagrams (continued)



All product and company names mentioned in this document may be the trademarks of their respective holders.

© Cypress Semiconductor Corporation, 2006. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.



# **Document History Page**

	Document Title: CY7C1049BNV33 512K x 8 Static RAM Document Number: 001-06432					
REV.	ECN NO.	lssue Date	Orig. of Change	Description of Change		
**	423847	See ECN	NXR	New Data Sheet		