

- Frequency Stability to Stratum 3 of GR-1244
- ◆ Low Cost ASIC Based Design
- ♦ Very Low Phase Jitter: < 1 pSec
- ◆ +3.3Vdc or +5.0Vdc Operation
- Precision Low Aging "AT" Cut Crystal
- Through-Hole or Surface Mount Configuration
- ♦ 6/6 RoHS Compliant

## **Electrical Characteristics**



Parameter	Sym	Conditions	Min	Typical	Max	Unit
Power Requirements						
Power Supply	V <sub>cc</sub>	± 5% 114L   ± 5% 114S	3.135 4.75	3.30 5.0	3.465 5.25	Vdc Vdc
Turn-On Power	P <sub>max</sub>	Vcc=Max. Std. Load		3.5	4.0	W
Steady State Power	P <sub>ss</sub>	Vcc=Max. Std. Load @ +25°C		1.5		W
Warm-Up Time	Twu	To within ±0.3ppm @ +25°C			5	minutes
Frequency Stabilities						
Center Frequency	f <sub>nom</sub>		8	10 12.8 16.384 19.44 20	38.88	MHz
Initial Tolerance	f <sub>cal</sub>	Ta=+25°C (At time of Shipment)		±0.1		ppm
Freq. vs. Temp.	∆f/∆Temp	0° to +70°C -40° to +85°C		±0.075 ±0.150	±0.125 ±0.250	ppm
Freq. vs. Voltage	Δf/ΔVcc	Vcc ±5%		± 0.05		ppm
Freq. vs Time (Aging)	∆f/∆Time	Per day 20 years		±0.005 ±2.5		ppm
24 Hour Holdover Stability	∆f/24Hr	Inclusive of Temp., Supply Variation and 24Hrs. Aging		±0.20	±0.37	ppm
Total Free-Running Accuracy	∆f/Life	All Cond. for 20 Yrs. (Ref. to f <sub>nom</sub> )			±4.6	ppm
Electronic Frequency Adjust (Optional)	∆f/Vc	f <sub>min</sub> @ Vc=0V f <sub>max</sub> @ Vc=Vcc f <sub>nom</sub> @Vc=0.5Vcc	±9.2			ppm
Waveform: CMOS Output						
Symmetry	Sym	@ 50% Level	40	50	60	%
Amplitude	Vo	Logic "1" Logic "0"	0.9Vcc		0.1Vcc	V V
Rise/Fall Times	tr, tf	20% to 80%		6	10	ns
Load	RL	Output to Ground		10kΩ // 15pF		
Phase Noise	Pn	Offset = 10Hz		-80		dBc/Hz
@ f₀=20MHz		100Hz		-115		dBc/Hz
		1kHz		-135		dBc/Hz
		10kHz		-140		dBc/Hz
Phase Jitter		12kHz to 20MHz Bandwidth		-143	1.0	ps RMS

◆ ◆ CTS ◆ 171 Covington Dr. ◆ Bloomingdale, IL 60108 ◆ 800-757-6686 ◆ www.ctscorp.com ◆ ◆ ◆





♦ ♦ CTS ♦ 171 Covington Dr. ♦ Bloomingdale, IL 60108 ♦ 800-757-6686 ♦ www.ctscorp.com ♦ ♦