

**Document Title**

256Kx16 bit Low Power and Low Voltage CMOS Static RAM

**Revision History**

<u>Revision No</u>	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>
0.0	Initial draft	June 26, 1998	Preliminary
0.01	Errata correction	August 17, 1998	

---

The attached datasheets are provided by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications and products. SAMSUNG Electronics will answer to your questions about device. If you have any questions, please contact the SAMSUNG branch offices.



# KM616S4110C Family

## 256Kx16 bit Low Power and Low Voltage CMOS Static RAM

### FEATURES

- Process Technology: TFT
- Organization: 256K x16
- Power Supply Voltage  
KM616S4110C Family: 2.3~2.7V
- Low Data Retention Voltage: 2.0V(Min)
- Three state output and TTL Compatible
- Dual CS and standby control by UB, LB
- Package Type: 48-CSP

### GENERAL DESCRIPTION


The KM616S4110C families are fabricated by SAMSUNG's advanced CMOS process technology. The families support industrial operating temperature ranges and have chip scale package for user flexibility of system design. The families also support low data retention voltage for battery back-up operation with low data retention current.

### PRODUCT FAMILY

Product Family	Operating Temperature	Vcc Range	Speed(ns)	Power Dissipation		PKG Type
				Standby (I <sub>SB1</sub> , Max)	Operating (I <sub>CC2</sub> , Max)	
KM616S4110CLI-L	Industrial(-40~85°C)	2.3~2.7V	100 <sup>1)</sup> /120	15μA	25mA	48-CSP

1. The parameter is measured with 30pF test load.


### PIN DESCRIPTION



48-ball CSP - Top View (Ball Down)

Name	Function	Name	Function
$\overline{CS1}, \overline{CS2}$	Chip Select Inputs	Vcc	Power
$\overline{OE}$	Output Enable Input	Vss	Ground
$\overline{WE}$	Write Enable Input	$\overline{UB}$	Upper Byte(I/O <sub>9~16</sub> )
A <sub>0</sub> ~A <sub>17</sub>	Address Inputs	$\overline{LB}$	Lower Byte(I/O <sub>1~8</sub> )
I/O <sub>1</sub> ~I/O <sub>16</sub>	Data Inputs/Outputs	NC	No Connection

### FUNCTIONAL BLOCK DIAGRAM



SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.

# KM616S4110C Family

## PRODUCT LIST

Industrial Temp Products(-40~85°C)	
Part Name	Function
KM616S4110CLZI-10L	48-CSP, 100ns, 2.5V, LL
KM616S4110CLZI-12L	48-CSP, 120ns, 2.5V, LL

## FUNCTIONAL DESCRIPTION

$\overline{CS}_1$	$CS_2$	$\overline{OE}$	$\overline{WE}$	$\overline{LB}$	$\overline{UB}$	I/O <sub>1-8</sub>	I/O <sub>9-16</sub>	Mode	Power
H	X <sup>1)</sup>	X <sup>1)</sup>	X <sup>1)</sup>	X <sup>1)</sup>	X <sup>1)</sup>	High-Z	High-Z	Deselected	Standby
X <sup>1)</sup>	L	X <sup>1)</sup>	X <sup>1)</sup>	X <sup>1)</sup>	X <sup>1)</sup>	High-Z	High-Z	Deselected	Standby
X <sup>1)</sup>	X <sup>1)</sup>	X <sup>1)</sup>	X <sup>1)</sup>	H	H	High-Z	High-Z	Deselected	Standby
L	H	H	H	L	X <sup>1)</sup>	High-Z	High-Z	Output Disabled	Active
L	H	H	H	X <sup>1)</sup>	L	High-Z	High-Z	Output Disabled	Active
L	H	L	H	L	H	Dout	High-Z	Lower Byte Read	Active
L	H	L	H	H	L	High-Z	Dout	Upper Byte Read	Active
L	H	L	H	L	L	Dout	Dout	Word Read	Active
L	H	X <sup>1)</sup>	L	L	H	Din	High-Z	Lower Byte Write	Active
L	H	X <sup>1)</sup>	L	H	L	High-Z	Din	Upper Byte Write	Active
L	H	X <sup>1)</sup>	L	L	L	Din	Din	Word Write	Active

1. X means don't care. (Must be low or high state)

## ABSOLUTE MAXIMUM RATINGS<sup>1)</sup>

Item	Symbol	Ratings	Unit
Voltage on any pin relative to Vss	V <sub>IN</sub> , V <sub>OUT</sub>	-0.5 to V <sub>CC</sub> +0.5	V
Voltage on Vcc supply relative to Vss	V <sub>CC</sub>	-0.3 to 4.6	V
Power Dissipation	P <sub>d</sub>	1.0	W
Storage temperature	T <sub>STG</sub>	-65 to 150	°C
Operating Temperature	T <sub>A</sub>	-40 to 85	°C

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# KM616S4110C Family

## RECOMMENDED DC OPERATING CONDITIONS<sup>1)</sup>

Item	Symbol	Product	Min	Typ	Max	Unit
Supply voltage	V <sub>CC</sub>	KM616S4110C Family	2.3	2.5	2.7	V
Ground	V <sub>SS</sub>	All Family	0	0	0	V
Input high voltage	V <sub>IH</sub>	KM616S4110C Family	2.0	-	V <sub>CC</sub> +0.3 <sup>2)</sup>	V
Input low voltage	V <sub>IL</sub>	KM616S4110C Family	-0.3 <sup>3)</sup>	-	0.6	V

Note:

1. T<sub>A</sub>=-40 to 85°C, otherwise specified
2. Overshoot: V<sub>CC</sub>+1.0V in case of pulse width ≤ 10ns
3. Undershoot: -1.0V in case of pulse width ≤ 10ns
4. Overshoot and undershoot are sampled, not 100% tested.

## CAPACITANCE<sup>1)</sup> (f=1MHz, T<sub>A</sub>=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	C <sub>IN</sub>	V <sub>IN</sub> =0V	-	8	pF
Input/Output capacitance	C <sub>IO</sub>	V <sub>IO</sub> =0V	-	10	pF

1. Capacitance is sampled, not 100% tested


## DC AND OPERATING CHARACTERISTICS

Item	Symbol	Test Conditions	Min	Typ	Max	Unit
Input leakage current	I <sub>LI</sub>	V <sub>IN</sub> =V <sub>SS</sub> to V <sub>CC</sub>	-1	-	1	μA
Output leakage current	I <sub>LO</sub>	$\overline{CS}_1=V_{IH}$ , CS <sub>2</sub> =V <sub>IL</sub> or $\overline{OE}=V_{IH}$ or $\overline{WE}=V_{IL}$ , V <sub>IO</sub> =V <sub>SS</sub> to V <sub>CC</sub>	-1	-	1	μA
Operating power supply current	I <sub>CC</sub>	I <sub>IO</sub> =0mA, $\overline{CS}_1=V_{IL}$ , CS <sub>2</sub> =V <sub>IH</sub> , V <sub>IN</sub> =V <sub>IH</sub> or V <sub>IL</sub>	-	-	1	mA
Average operating current	I <sub>CC1</sub>	Cycle time=1μs, 100%duty, I <sub>IO</sub> =0mA, $\overline{CS}_1 \leq 0.2V$ , CS <sub>2</sub> ≥V <sub>CC</sub> -0.2V, V <sub>IN</sub> ≤0.2V or V <sub>IN</sub> ≥V <sub>CC</sub> -0.2V	-	-	4	mA
	I <sub>CC2</sub>	Cycle time=Min, I <sub>IO</sub> =0mA, 100% duty, $\overline{CS}_1=V_{IL}$ , CS <sub>2</sub> =V <sub>IH</sub> , V <sub>IN</sub> =V <sub>IL</sub> or V <sub>IH</sub>	-	-	25	mA
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 0.5mA			0.4	V
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -0.5mA	2.0			V
Standby Current(TTL)	I <sub>SB</sub>	$\overline{CS}_1=V_{IH}$ , CS <sub>2</sub> =V <sub>IL</sub> , Other inputs=V <sub>IH</sub> or V <sub>IL</sub>	-	-	0.3	mA
Standby Current(CMOS)	I <sub>SB1</sub>	$\overline{CS}_1 \geq V_{CC}-0.2V$ , CS <sub>2</sub> ≥V <sub>CC</sub> -0.2V( $\overline{CS}_1$ controlled) or CS <sub>2</sub> ≤0.2V(CS <sub>2</sub> controlled), Other inputs=0-V <sub>CC</sub>	-	-	15	μA

## AC OPERATING CONDITIONS

### TEST CONDITIONS (Test Load and Input/Output Reference)

Input pulse level: 0.4 to 2.2V  
 Input rising and falling time: 5ns  
 Input and output reference voltage: 1.1V  
 Output load (see right):  $C_L = 100\text{pF} + 1\text{TTL}$   
 $C_L = 30\text{pF} + 1\text{TTL}$



1. Including scope and jig capacitance

## AC CHARACTERISTICS ( $V_{CC} = 2.3 \sim 2.7\text{V}$ , $T_A = -40$ to $85^\circ\text{C}$ )

Parameter List		Symbol	Speed Bins				Units
			100ns		120ns		
			Min	Max	Min	Max	
Read	Read cycle time	trc	100	-	120	-	ns
	Address access time	tAA	-	100	-	120	ns
	Chip select to output	tCO	-	100	-	120	ns
	Output enable to valid output	tOE	-	50	-	50	ns
	$\overline{\text{LB}}$ , $\overline{\text{UB}}$ valid to data output	tBA	-	100	-	120	ns
	Chip select to low-Z output	tLZ	10	-	10	-	ns
	Output enable to low-Z output	tOLZ	5	-	5	-	ns
	$\overline{\text{LB}}$ , $\overline{\text{UB}}$ enable to low-Z output	tBLZ	10	-	10	-	ns
	Output hold from address change	tOH	15	-	15	-	ns
	Chip disable to high-Z output	tHZ	0	30	0	35	ns
	$\overline{\text{OE}}$ disable to high-Z output	tOHZ	0	30	0	35	ns
$\overline{\text{UB}}$ , $\overline{\text{LB}}$ disable to high-Z output	tBHZ	0	30	0	35	ns	
Write	Write cycle time	tWC	100	-	120	-	ns
	Chip select to end of write	tCW	80	-	100	-	ns
	Address set-up time	tAS	0	-	0	-	ns
	Address valid to end of write	tAW	80	-	100	-	ns
	Write pulse width	tWP	70	-	80	-	ns
	Write recovery time	tWR	0	-	0	-	ns
	Write to output high-Z	tWHZ	0	30	0	35	ns
	Data to write time overlap	tdW	40	-	50	-	ns
	Data hold from write time	tdH	0	-	0	-	ns
	End write to output low-Z	tOW	5	-	5	-	ns
$\overline{\text{LB}}$ , $\overline{\text{UB}}$ valid to end of write	tBW	80	-	100	-	ns	


## DATA RETENTION CHARACTERISTICS

Item	Symbol	Test Condition	Min	Typ	Max	Unit
V <sub>CC</sub> for data retention	V <sub>DR</sub>	$\overline{\text{CS}}_1 \geq V_{CC} - 0.2\text{V}^{(1)}$	2.0	-	2.7	V
Data retention current	I <sub>DR</sub>	$V_{CC} = 2.5\text{V}$ , $\overline{\text{CS}}_1 \geq V_{CC} - 0.2\text{V}^{(1)}$	-	0.5	15	μA
Data retention set-up time	t <sub>SDR</sub>	See data retention waveform	0	-	-	ms
Recovery time	t <sub>RDR</sub>		5	-	-	


1.  $\overline{\text{CS}}_1 \geq V_{CC} - 0.2\text{V}$ ,  $\overline{\text{CS}}_2 \geq V_{CC} - 0.2\text{V}$  ( $\overline{\text{CS}}_1$  controlled) or  $\overline{\text{CS}}_2 \geq V_{CC} - 0.2\text{V}$  ( $\overline{\text{CS}}_2$  controlled)

## TIMMING DIAGRAMS

**TIMING WAVEFORM OF READ CYCLE(1)** (Address Controlled,  $\overline{CS1}=\overline{OE}=V_{IL}$ ,  $CS2=\overline{WE}=V_{IH}$ ,  $\overline{UB}$  or/and  $\overline{LB}=V_{IL}$ )




**TIMING WAVEFORM OF READ CYCLE(2)** ( $\overline{WE}=V_{IH}$ )




**NOTES (READ CYCLE)**

1.  $t_{HZ}$  and  $t_{OHZ}$  are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition,  $t_{HZ}(\text{Max.})$  is less than  $t_{LZ}(\text{Min.})$  both for a given device and from device to device interconnection.


**TIMING WAVEFORM OF WRITE CYCLE(1) ( $\overline{WE}$  Controlled)**



**TIMING WAVEFORM OF WRITE CYCLE(2) ( $\overline{CS_1}$  Controlled)**



## TIMING WAVEFORM OF WRITE CYCLE(3) ( $\overline{UB}$ , $\overline{LB}$ Controlled)




### NOTES (WRITE CYCLE)


1. A write occurs during the overlap( $t_{WP}$ ) of low  $\overline{CS1}$  and low  $\overline{WE}$ . A write begins when  $\overline{CS1}$  goes low and  $\overline{WE}$  goes low with asserting  $\overline{UB}$  or  $\overline{LB}$  for single byte operation or simultaneously asserting  $\overline{UB}$  and  $\overline{LB}$  for double byte operation. A write ends at the earliest transition when  $\overline{CS1}$  goes high and  $\overline{WE}$  goes high. The  $t_{WP}$  is measured from the beginning of write to the end of write.
2.  $t_{CW}$  is measured from the  $\overline{CS1}$  going low to end of write.
3.  $t_{AS}$  is measured from the address valid to the beginning of write.
4.  $t_{WR}$  is measured from the end of write to the address change.  $t_{WR}$  applied in case a write ends as  $\overline{CS1}$  or  $\overline{WE}$  going high.

## DATA RETENTION WAVE FORM

### $\overline{CS1}$ controlled




### $CS2$ controlled





## PACKAGE DIMENSIONS

Units : millimeter



	Min	Typ	Max
A	-	0.75	-
B	6.00	6.10	6.20
B1	-	3.75	-
C	8.80	8.90	9.00
C1	-	5.25	-
D	0.30	0.35	0.40
E	-	0.93	0.94
E1	-	0.68	-
E2	-	0.25	-
Y	-	-	0.08

- Notes.**
1. Bump counts : 48(8row x 6row)
  2. Bump pitch : (x,y)=(0.75 x 0.75)(typ.)
  3. All tolerance are +/-0.050 unless otherwise specified.
  4. Typ : Typical
  5. Y is coplanarity: 0.08(Max)