



## 2M x 32 SRAM MODULE

### SYS322000LKXA - 015/020/025

Elm Road, West Chirton Industrial Estate, North Shields,  
NE29 8SE, ENGLAND. TEL +44 0191 2930500. FAX +44 0191 2590997

Issue 2.0 : August 2002

#### Description

The SYS322000LKXA is a plastic 64Mbit Static RAM Module offered in a low profile 72 pin SIMM package, organised as 2M x 32. The module utilises sixteen 512K x 8 SRAM's housed in BGA packages, surface mounted onto a FR4 epoxy PCB construction.

Four chip selects and the highest order address line are used to independently enable the eight bytes as well as the high or low block of addressable memory space. Reading or Writing is executed on individual or any combination of multiple bytes.

The module also incorporates on-board decoupling.

#### Features

- Access Times of 15/20/25 ns.
- 72 Pin SIMM package.
- 5 Volt Supply  $\pm 10\%$ .
- Operating Power (32bit mode) 7.60W (Max)
- Standby Current (CMOS) 935mW (Max)
- Completely Static Operation.
- Equal Access and Cycle Times.
- All Inputs and Outputs Directly TTL Compatible.
- On-board Supply Decoupling Capacitors.

#### Block Diagram

See Page 7

#### Pin Functions


Address Inputs	<b>A0 - A20</b>
Data Input/Output	<b>D0 - D31</b>
Chip Selects	<b><math>\overline{CS1}</math>~4</b>
Write Enable	<b><math>\overline{WE}</math></b>
Output Enable	<b><math>\overline{OE}</math></b>
No Connect	<b>NC</b>
Power (+5V)	<b>V<sub>cc</sub></b>
Ground	<b>GND</b>

#### Package Details

Plastic 72 Pin SIMM

#### Pin Definition

##### TOP VIEW



PD2 = PD3 = GND  
PD1 = PD4 = OPEN

**DC OPERATING CONDITIONS****Absolute Maximum Ratings** <sup>(1)</sup>

Parameter	Symbol	Min	Typ	Max	Unit
Voltage on any pin relative to $V_{SS}$	$V_T^{(2)}$	-0.3	-	7.0	V
Power Dissipation	$P_T$	-	-	16.0	W
Storage Temperature	$T_{STG}$	-55	-	125	°C

Notes : (1) Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

(2)  $V_T$  can be -2.0V pulse of less than 8ns.

**Recommended Operating Conditions**

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	V
Input High Voltage	$V_{IH}$	2.2	-	$V_{CC}+0.3$	V
Input Low Voltage	$V_{IL}$	-0.3	-	0.8	V
Operating Temperature (Commercial)	$T_A$	0	-	70	°C
(Industrial)	$T_{AI}$	-40	-	85	°C

**DC Electrical Characteristics** ( $V_{CC}=5V\pm 10\%$ )  $T_A$  0 to 70 °C

Parameter	Symbol	Test Condition	Min	Typ	max	Unit
I/P Leakage Current Address, $\overline{OE}$ , $\overline{WE}$	$I_{LI}$	$0V \leq V_{IN} \leq V_{CC}$	-32	-	32	$\mu A$
Output Leakage Current 8-bit mode	$I_{LO}$	$\overline{CS} = V_{IH}, V_{IO} = GND \text{ to } V_{CC}$	-32	-	32	$\mu A$
Operating Supply Current 32-bit mode	$I_{CC1}$	Min. Cycle, $\overline{CS} = V_{IL}, V_{IL} \leq V_{IN} \leq V_{IH}$	-	-	1380	mA
Standby Supply Current TTL levels	$I_{SB1}$	$\overline{CS} = V_{IH}$	-	-	820	mA
	CMOS levels $I_{SB2}$	$\overline{CS} \geq V_{CC}-0.2V, 0.2 \leq V_{IN} \leq V_{CC}-0.2V$	-	-	170	mA
Output Voltage	$V_{OL}$	$I_{OL} = 8.0mA$	-	-	0.4	V
	$V_{OH}$	$I_{OH} = -4.0mA$	2.4	-	-	V

Typical values are at  $V_{CC}=5.0V, T_A=25^\circ C$  and specified loading.  $\overline{CS}$  above refers to  $\overline{CS1-4}$ .


**Capacitance** ( $V_{CC}=5V\pm 10\%, T_A=25^\circ C$ )

Note: Capacitance calculated, not measured.

Parameter	Symbol	Test Condition	max	Unit
Input Capacitance (Address, $\overline{OE}$ , $\overline{WE}$ )	$C_{IN1}$	$V_{IN} = 0V$	128	pF
I/P Capacitance (other)	$C_{IN2}$	$V_{IN} = 0V$	10	pF
I/O Capacitance	$C_{IO}$	$V_{IO} = 0V$	128	pF

**AC Test Conditions** **Output Load**

- \* Input pulse levels: 0V to 3.0V
- \* Input rise and fall times: 3ns
- \* Input and Output timing reference levels: 1.5V
- \* Output load: see diagram
- \*  $V_{CC} = 5V \pm 10\%$



**Operation Truth Table**

$\overline{CS}$	$\overline{OE}$	$\overline{WE}$	DATA PINS	SUPPLY CURRENT	MODE
H	X	X	High Impedance	$I_{SB1}, I_{SB2}, I_{SB3}$	Standby
L	L	H	Data Out	$I_{CC1}$	Read
L	H	L	Data In	$I_{CC1}$	Write
L	L	L	Data In	$I_{CC1}$	Write
L	H	H	High-Impedance	$I_{SB1}, I_{SB2}, I_{SB3}$	High-Z

Notes : H =  $V_{IH}$  : L =  $V_{IL}$  : X =  $V_{IH}$  or  $V_{IL}$

## AC OPERATING CONDITIONS


### Read Cycle

Parameter	Symbol	015		020		025	
		min	max	min	max	min	max
Read Cycle Time	$t_{RC}$	15	-	20	-	25	-
Address Access Time	$t_{AA}$	-	15	-	20	-	25
Chip Select Access Time	$t_{ACS}$	-	15	-	20	-	25
Output Enable to Output Valid	$t_{OE}$	-	7	-	9	-	13
Output Hold from Address Change	$t_{OH}$	3	-	3	-	3	-
Chip Selection to Output in Low Z	$t_{CLZ}$	3	-	3	-	3	-
Output Enable to Output in Low Z	$t_{OLZ}$	0	-	0	-	0	-
Chip Deselection to O/P in High Z	$t_{CHZ}$	0	7	0	9	0	10
Output Disable to Output in High Z	$t_{OHZ}$	0	7	0	9	0	10

### Write Cycle

Parameter	Symbol	015		020		025	
		min	max	min	max	min	max
Write Cycle Time	$t_{WC}$	15	-	20	-	25	-
Chip Selection to End of Write	$t_{CW}$	12	-	15	-	20	-
Address Valid to End of Write	$t_{AW}$	12	-	15	-	20	-
Address Setup Time	$t_{AS}$	0	-	0	-	0	-
Write Pulse Width	$t_{WP}$	10	-	12	-	15	-
Write Recovery Time	$t_{WR}$	0	-	0	-	0	-
Write to Output in High Z	$t_{WHZ}$	0	7	0	9	0	10
Data to Write Time Overlap	$t_{DW}$	8	-	10	-	12	-
Data Hold from Write Time	$t_{DH}$	0	-	0	-	0	-
Output active from end of write	$t_{OW}$	3	-	3	-	3	-


**Read Cycle Timing Waveform** <sup>(1,2)</sup>



**AC Read Characteristics Notes**


- (1)  $\overline{WE}$  is High for Read Cycle.
- (2) All read cycle timing is referenced from the last valid address to the first transition address.
- (3)  $t_{CHZ}$  and  $t_{OHZ}$  are defined as the time at which the outputs achieve open circuit conditions and are not referenced to output voltage levels.
- (4) At any given temperature and voltage condition,  $t_{CHZ}$  (max) is less than  $t_{CLZ}$  (min) both for a given module and from module to module.
- (5) These parameters are sampled and not 100% tested.

**Write Cycle No.1 Timing Waveform** <sup>(1,4)</sup>






**Block Diagram**



**Package Information**      Dimensions in mm


**Plastic 72 Pin SIMM.**



All dimensions in mm

**Ordering Information**

**SYS322000LKXAI-15**



**Note :**

Although this data is believed to be accurate the information contained herein is not intended to and does not create any warranty of merchantability or fitness for a particular purpose. Our products are subject to a constant process of development. Data may be changed at any time without notice. Our products are not authorised for use as critical components in life support devices or systems without the express written approval of a company director.