

**MT2LSYT3272B2, MT4LSYT6472B2**  
**32K, 64K x 72 SYNCHRONOUS SRAM MODULE**

# SYNCHRONOUS SRAM MODULE

## 32K, 64K x 72 SRAM

 +3.3V SUPPLY WITH CLOCKED, REGISTERED  
 INPUTS AND BURST COUNTER

### FEATURES

- 80 position dual-read-out dual in-line memory module (DIMM) with 160 leads
- Fast access times: 9, 10, 11 and 12ns
- Fast OE: 5 and 6ns
- Single +3.3V ±5% power supply
- 5V-tolerant common data I/O
- Individual BYTE WRITE control and GLOBAL WRITE
- Three chip enables for simple depth expansion and address pipelining
- Clock controlled, registered, address data and control
- Internally self-timed WRITE cycle
- Burst control pins (interleaved or linear burst)
- Low capacitive bus loading
- High 30pF output drive capability at rated access time

### OPTIONS

- Timing
 

9ns access/15ns cycle	-9
10ns access/15ns cycle	-10
11ns access/15ns cycle	-11
12ns access/20ns cycle	-12
- Packages
 

160-lead DIMM (gold)	G
----------------------	---
- Low power (optional) P
- 2V data retention, low power (optional) L
- Part Number Examples: MT2LSYT3272B2G-10 L  
MT4LSYT6472B2G-10 L

### MARKING

### GENERAL DESCRIPTION

The Micron Synchronous SRAM module family employs high-speed, low-power CMOS designs using a four-transistor memory cell. Micron SRAMs are fabricated using double-layer metal, double-layer polysilicon technology.

The MT2LSYT3272B2 module integrates two 32K x 36 synchronous SRAMs and the MT4LSYT6472B2 integrates four 64K x 18 synchronous SRAMs. All synchronous inputs pass through registers controlled by positive-edge-triggered clock inputs (CLK0 and CLK1). The synchronous inputs include all addresses, data inputs, active LOW chip enable ( $\overline{CE}$ ), two additional chip enables for easy depth expansion ( $\overline{CE2}$ ), burst control inputs ( $\overline{ADSC}$ ,  $\overline{ADSP}$ ,  $\overline{ADV}$ ) and byte write enables ( $\overline{BW0}$  -  $\overline{BW7}$ ,  $\overline{BWE}$ ) and global write ( $\overline{GW}$ ).


Asynchronous inputs include the output enable ( $\overline{OE}$ ) and the clocks (CLK0 and CLK1) and burst mode (MODE). The

### PIN ASSIGNMENT (Top View)

#### 160-Lead, Dual Read-out DIMM

(SF-1) 32K x 72

(SF-2) 64K x 72



PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL	PIN #	SYMBOL
1	Vss	41	$\overline{GW}$	81	Vss	121	CE2
2	DQ0	42	Vcc2	82	DQ1	122	RSVD
3	Vcc2	43	RSVD	83	RSVD	123	RSVD
4	DQ2	44	A13	84	DQ3	124	A14
5	DQ4	45	MODE	85	DQ5	125	ADV
6	DQ6	46	A15	86	DQ7	126	A16
7	DQP0	47	A17	87	DQ8	127	A18*
8	Vss	48	NC	88	Vss	128	NC
9	DQ9	49	DQ32	89	DQ10	129	DQ33
10	DQ11	50	NC	90	DQ12	130	NC
11	DQ13	51	Vss	91	DQ14	131	Vss
12	Vcc2	52	DQ34	92	RSVD	132	DQ35
13	DQ15	53	DQ36	93	DQP1	133	DQ37
14	DQ16	54	DQ38	94	Vss	134	DQ39
15	Vss	55	DQ40	95	DQ17	135	DQP4
16	DQ18	56	$\overline{BW4}$	96	DQ19	136	$\overline{BW5}$
17	DQ20	57	Vss	97	DQ21	137	Vss
18	$\overline{OE}$	58	$\overline{BW6}$	98	DQ22	138	$\overline{BW7}$
19	Vss	59	DQ41	99	Vss	139	DQ42
20	$\overline{BW0}$	60	DQ43	100	$\overline{BW1}$	140	DQ44
21	DQ23	61	DQ45	101	DQP2	141	DQ46
22	DQ24	62	Vcc2	102	DQ25	142	RSVD
23	Vcc2	63	DQ47	103	RSVD	143	DQ48
24	DQ26	64	DQP5	104	DQ27	144	DQ49
25	DQ28	65	DQ50	105	DQ29	145	DQ51
26	DQ30	66	DQ52	106	DQ31	146	DQ53
27	DQP3	67	DQ54	107	A6	147	DQ55
28	A5	68	Vss	108	A8	148	Vss
29	A7	69	PRD0	109	A10	149	PRD1
30	A9	70	Vcc2	110	A12	150	RSVD
31	$\overline{BW2}$	71	DQ56	111	$\overline{BW3}$	151	DQP6
32	Vss	72	DQ57	112	Vss	152	DQ58
33	$\overline{BWE}$	73	Vss	113	CLK0	153	Vss
34	A11	74	DQ59	114	A3	154	DQ60
35	A4	75	DQ61	115	$\overline{CE2}$	155	DQ62
36	RSVD	76	DQ63	116	RSVD	156	DQP7
37	ADSC	77	PRD2	117	ADSP	157	PRD3
38	RSVD	78	Vcc2	118	RSVD	158	RSVD
39	$\overline{CE}$	79	NC	119	CLK1*	15	NC
40	Vss	80	Vss	120	Vss	160	Vss

\*64K x 72 version only

SYNCHRONOUS SRAM MODULE

**GENERAL DESCRIPTION (continued)**


Data-out (Q), enabled by  $\overline{OE}$ , is also asynchronous. WRITE cycles can be from one to eight bytes wide as controlled by the byte write enables.

Burst operation can be initiated with either address status processor (ADSP) or address status controller (ADSC) input pins. Subsequent burst addresses can be internally generated as controlled by the burst advance pin (ADV).


Address and write control are registered on-chip to simplify WRITE cycles. This allows self-timed WRITE cycles. Individual byte enables allow individual bytes to be written.  $\overline{BW0}$  controls DQ0-DQ7 and DQP0,  $\overline{BW1}$  controls DQ8-DQ15 and DQP1,  $\overline{BW2}$  controls DQ16-DQ23 and DQP2,  $\overline{BW3}$  controls DQ24-DQ31 and DQP3 and so forth.

The "L" version of this module has a data retention option which is useful for battery backup mode of operation. Although the part is not guaranteed to operate functionally below  $V_{cc\ MIN}$  (3.1V), it will retain data with a minimum of power dissipation.

The module operates from a +3.3V power supply and all inputs and outputs are TTL compatible and 5V tolerant. This module is ideally suited to Pentium™, 680X0 and Power PC™ systems and systems that benefit from a very wide data bus. The module is also ideal in generic 32- and 64-bit-wide applications. For additional functional and timing information consult the MT58LC32K36B2 and MT58LC64K18B2 synchronous SRAM data sheets.

**SYNCHRONOUS SRAM MODULE**
**FUNCTIONAL BLOCK DIAGRAM**
**256KB**  
**(32K x 72)**


**NOTE:** 1. The Functional Block Diagram illustrates simplified module operation. See MT58LC32K36B2 synchronous SRAM data sheet for more detailed functional information.

**FUNCTIONAL BLOCK DIAGRAM**  
**512KB**  
**(64K x 72)**


**NOTE:** 1. The Functional Block Diagram illustrates simplified module operation. See MT58LC64K18B2 synchronous SRAM data sheet for more detailed functional information.

## PIN DESCRIPTIONS

MODULE PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
28-30, 34-35, 44, 46-47, 107-110, 114, 124, 126-127	A3-A18	Input	Synchronous Address Inputs: These inputs are registered and must meet the setup and hold times around the rising edge of CLK.
20, 31, 56, 58, 100, 111, 136, 138	$\overline{BW0-7}$	Input	Synchronous Byte Write Enables: These active LOW inputs allow individual bytes to be written when BWE is LOW and must meet the setup and hold times around the rising edge of CLK. A BYTE WRITE enable is LOW for a WRITE cycle and HIGH for a READ cycle. $\overline{BW0}$ controls DQ0-DQ7 and DQP0. $\overline{BW1}$ controls DQ8-DQ15 and DQP1. $\overline{BW2}$ controls DQ16-DQ23 and DQP2. $\overline{BW3}$ controls DQ24-DQ31 and DQP3, and so forth. Data I/O are tristated if any of these eight inputs are LOW.
113, 119	CLK0-CLK1	Input	Clock: This signal latches the address, data, chip enables, bytewrite enables and burst control inputs on its rising edge. All synchronous inputs must meet setup and hold times around the clock's rising edge. (CLK1 used on 64K x 72 only).
39	$\overline{CE}$	Input	Synchronous Chip Enable: This active LOW input is used to enable the device and conditions internal use of $\overline{ADSP}$ . This input is sampled only when a new external address is loaded.
121	CE2	Input	Synchronous Chip Enable: This active HIGH input is used to enable the device. This input is sampled only when a new external address is loaded. This input can be used for memory depth expansion.
115	$\overline{CE2}$	Input	Synchronous Chip Enable: This active LOW input is used to enable the device. This input is sampled only when a new external address is loaded. This input can be used for memory depth expansion.
18	$\overline{OE}$	Input	Output Enable: This active LOW asynchronous input enables the data I/O output drivers.
125	$\overline{ADV}$	Input	Synchronous Address Advance: This active LOW input is used to advance the internal burst counter, controlling burst access after the external address is loaded. A HIGH on this pin effectively causes wait states to be generated (no address advance). This pin must be HIGH at the rising edge of the first clock after an $\overline{ADSP}$ cycle is initiated if a WRITE cycle is desired (to ensure use of correct address).
117	$\overline{ADSP}$	Input	Synchronous Address Status Processor: This active LOW input interrupts any ongoing burst, causing a new external address to be registered. A READ is performed using the new address, independent of the byte write enables and $\overline{ADSC}$ but dependent upon CE2 and $\overline{CE2}$ . $\overline{ADSP}$ is ignored if $\overline{CE}$ is HIGH. Power-down state is entered if CE2 is LOW or $\overline{CE2}$ is HIGH.

**SYNCHRONOUS SRAM MODULE**


**MT2LSYT3272B2, MT4LSYT6472B2  
32K, 64K x 72 SYNCHRONOUS SRAM MODULE**
**PIN DESCRIPTIONS (continued)**

MODULE PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
37	$\overline{ADSC}$	Input	Synchronous Address Status Controller: This active LOW input interrupts any ongoing burst and causes a new external address to be registered. A READ or WRITE is performed using the new address if all chip enables are active. Power-down state is entered if one or more chip enables are inactive.
36, 38, 43, 83, 92, 103, 116, 118, 122, 123, 142, 150, 158	RSVD	-	No Connect: These pins are reserved.
33	$\overline{BWE}$	Input	Byte Write Enable: This active low input permits byte write operations and must meet the setup and hold times around the rising edge of CLK.
41	$\overline{GW}$	Input	Global Write: This active low input allows a full 36-bit WRITE to occur independent of the $\overline{BWE}$ and $\overline{BWN}$ lines and must meet the setup and hold times around the rising edge of CLK.
45	MODE	Input	Mode: This input selects the burst sequence. A low on this pin selects LINEAR BURST. A NC on this pin selects INTERLEAVED BURST. Do not alter input state while device is operating.
2, 4-6, 9-11, 13-14, 16-17, 21-22, 24-26, 49, 52-55, 59-61, 63, 65-67, 71-72, 74-76, 82, 84-87, 89-91, 95-98, 102, 104-106, 129, 132-134, 139-141, 143-147, 152, 154-155	DQ0-DQ63	Input/ Output	SRAM Data I/O: Byte 1 is DQ0-DQ7; Byte 2 is DQ8-DQ15; Byte 3 is DQ16-DQ23; Byte 4 is DQ24-DQ31 and so forth. Input data must meet setup and hold times around the rising edge of CLK
7, 27, 64, 93, 101, 135, 151, 156	DQP0-DQP7	Input/ Output	Parity Data I/O: Byte 1 Parity is DQP0; Byte 2 Parity is DQP1 and so forth.
3, 12, 23, 42, 62, 70, 78	Vcc2	Supply	Power Supply: +3.3V $\pm$ 5%
1, 8, 15, 19, 32, 40, 51, 57, 68, 73, 80, 81, 88, 94, 99, 112, 120, 131, 137, 148, 153, 160	Vss	Supply	Ground: GND

**SYNCHRONOUS SRAM MODULE**
**PRESENCE-DETECT TABLE**

Description	Size	PRD3	PRD2	PRD1	PRD0
None		NC	NC	NC	NC
Synchronous Pipelined	256KB	NC	Vss	NC	NC
Synchronous Pipelined	512KB	NC	Vss	NC	Vss
Synchronous	256KB	NC	Vss	Vss	NC
Synchronous	512KB	NC	Vss	Vss	Vss
Asynchronous	256KB	NC	NC	NC	Vss
Asynchronous	512KB	NC	NC	Vss	NC
Reserved		NC	NC	Vss	Vss

**MICRON****MT2LSYT3272B2, MT4LSYT6472B2  
32K, 64K x 72 SYNCHRONOUS SRAM MODULE****ABSOLUTE MAXIMUM RATINGS\***

Voltage on Vcc Supply Relative to Vss .....	-0.5V to +4.6V
V <sub>IN</sub> .....	-0.5V to +6V
Storage Temperature (plastic) .....	-55°C to +125°C
Short Circuit Output Current .....	100mA

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**(V<sub>CC</sub> = 3.3V ±5% unless otherwise noted)

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES	
Input High (Logic 1) Voltage	V <sub>IH</sub>	2.0	5.5	V		1, 2	
Input Low (Logic 0) Voltage	V <sub>IL</sub>	-0.3	0.8	V		1, 2	
Input Leakage Current	0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	BW0-7	IL <sub>I1</sub>	-1	1	μA	7
		A3-A18	IL <sub>I2</sub>	-4	4	μA	7
		All other inputs	IL <sub>I3</sub>	-2	2	μA	7
Output Leakage Current	Output(s) Disabled, 0V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>	I <sub>LO</sub>	-1	1	μA		
Output High Voltage	I <sub>OH</sub> = -4.0mA	V <sub>OH</sub>	2.4		V	1	
Output Low Voltage	I <sub>OL</sub> = 8.0mA	V <sub>OL</sub>		0.4	V	1	
Supply Voltage		V <sub>CC</sub>	3.1	3.5	V	1	

**SYNCHRONOUS SRAM MODULE**

DESCRIPTION	CONDITIONS	SYM	VER	SIZE	TYP	MAX				UNITS	NOTES
						-9	-10	-11	-12		
Power Supply Current: Operating	Device selected; V <sub>CC</sub> = MAX; all inputs ≤ V <sub>IL</sub> or ≥ V <sub>IH</sub> ; cycle time ≥ 1μs MIN; outputs open	I <sub>CC1</sub>	ALL	256KB	400	600	600	550	500	mA	3, 5, 6
				512KB	700	1,000	1,000	900	800		
Power Supply Current: Idle	Device selected; V <sub>CC</sub> = MAX; GW, BW, ADSC, ADSP, ADV ≥ V <sub>IH</sub> ; all inputs ≤ V <sub>SS</sub> +0.2 or ≥ V <sub>CC</sub> -0.2; cycle time ≥ 1μs MIN; outputs open	I <sub>CC2</sub>	ALL	256KB	56	90	90	90	80	mA	5, 6
				512KB	112	180	180	180	160		
CMOS Standby	Device deselected; V <sub>CC</sub> = MAX; all inputs ≤ V <sub>SS</sub> +0.2 or ≥ V <sub>CC</sub> -0.2; all inputs static; CLK frequency = 0	I <sub>SB1</sub>	STD	256KB	1.0	10	10	10	10	mA	5, 6
				512KB	2.0	20	20	20	20		
		P	256KB	0.4	4	4	4	4	mA		
			512KB	0.8	8	8	8	8			
TTL Standby	Device deselected; V <sub>CC</sub> = MAX; all inputs ≤ V <sub>IL</sub> or ≥ V <sub>IH</sub> ; all inputs static; CLK frequency = 0	I <sub>SB2</sub>	STD	256KB	30	50	50	50	50	mA	5, 6
				512KB	60	100	100	100	100		
		P	256KB	16	36	36	36	36	mA		
			512KB	40	72	72	72	72			
Clock Running	Device deselected; V <sub>CC</sub> = MAX; all inputs ≤ V <sub>SS</sub> +0.2 or ≥ V <sub>CC</sub> -0.2; CLK cycle time ≥ 1μs MIN	I <sub>SB3</sub>	ALL	256KB	60	100	100	100	90	mA	5, 6
				512KB	120	200	200	200	180		

**CAPACITANCE**

DESCRIPTION	CONDITIONS	SYMBOL	MAX		UNITS	NOTES
			256KB	512KB		
Input Capacitance: A3-A18, ADSC, GW, MODE	$T_A = 25^\circ\text{C}; f = 1 \text{ MHz}$ $V_{CC} = 3.3\text{V}$	C <sub>I1</sub>	10	20	pF	4
Input Capacitance: ADSP, ADV, CLK, OE, CE, BWE		C <sub>I2</sub>	10	20	pF	4
Input Capacitance: BW0-7		C <sub>I3</sub>	5	5	pF	4
Input/Output Capacitance: DQ0-63, PDQ0-7		C <sub>O</sub>	8	8	pF	4

**DATA RETENTION ELECTRICAL CHARACTERISTICS (L version only)**

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
V <sub>CC</sub> for Retention Data		V <sub>DR</sub>	2		V	
Data Retention Current	$\overline{\text{CE}}, \overline{\text{CE2}} \geq (V_{CC} - 0.2\text{V}), \text{CE2} \leq 0.2\text{V}$ $V_{IN} \geq (V_{CC} - 0.2\text{V}) \text{ or } \leq 0.2\text{V}$ $V_{CC} = 2\text{V}$	I <sub>CCDR</sub>		TBD	μA	8
Chip Deselect to Data Retention Time		t <sub>CDR</sub>	t <sub>KC</sub>		ns	4, 9
Operation Recovery Time		t <sub>R</sub>	t <sub>KC</sub>		ns	4

**NOTES**

- All voltages referenced to V<sub>SS</sub> (GND).
- Overshoot: V<sub>IH</sub> ≤ +6.0V for t ≤ t<sub>KC</sub> / 2.  
Undershoot: V<sub>IL</sub> ≥ -2.0V for t ≤ t<sub>KC</sub> / 2.  
Power-up: V<sub>IH</sub> ≤ +6.0V and V<sub>CC</sub> ≤ 3.1V for t ≤ 200ms
- I<sub>CC</sub> is given with no output current. I<sub>CC</sub> increases with greater output loading and faster cycle times.
- This parameter is sampled.
- "Device deselected" means device is in POWER-DOWN mode as defined in the Truth Table. "Device selected" means device is active (not in POWER-DOWN mode).
- Typical values are measured at 3.3V, 25°C and 20ns cycle time.
- MODE pin has an internal pull-up and exhibits an input leakage current of ±10μA.
- Typical values are measured at 25°C.
- The device must have a deselect cycle applied at least one clock cycle before data retention mode is entered.