

STATIC RAM **1M × 9** **9M BIT**

Type name	Max. Access time (ns)	Load memory	Outward dimensions W × H × D (mm)	Data sheet page
<b>MH1M09AN-85L</b>	85	M5M51008AFP × 8 + M5M51001J × 1	107.95 × 29.88 × 8.4	3/9
<b>MH1M09AN-10L</b>	100			
<b>MH1M09AN-12L</b>	120			
<b>MH1M09AN-15L</b>	150			
<b>MH1M09AN-85H</b>	85			
<b>MH1M09AN-10H</b>	100			
<b>MH1M09AN-12H</b>	120			
<b>MH1M09AN-15H</b>	150			
<b>MH1M09ANZ-85L</b>	85		100.33 × 29.9 × 8.4	
<b>MH1M09ANZ-10L</b>	100			
<b>MH1M09ANZ-12L</b>	120			
<b>MH1M09ANZ-15L</b>	150			
<b>MH1M09ANZ-85H</b>	85			
<b>MH1M09ANZ-10H</b>	100			
<b>MH1M09ANZ-12H</b>	120			
<b>MH1M09ANZ-15H</b>	150			
<b>COMMON DATA</b>				4/9

# MH1M09AN-85L,-10L,-12L,-15L,-85H,-10H,-12H,-15H/ MH1M09ANZ-85L,-10L,-12L,-15L,-85H,-10H,-12H,-15H

9437184-BIT (1048576-WORD BY 9-BIT) CMOS STATIC RAM

## DESCRIPTION

The MH1M09AN/ANZ is 9437184-bit CMOS static RAM organized as 1048576-word by 9-bit. It consists of eight industry standard 128K × 8 static RAMs and a industry standard 1M × 1 static RAM and a decoder.

It is mounted a SOP package and a SOJ package on a 72-pin single in-line package and 70-pin zig-zag in-line package.

## FEATURES

Type name	Access time (max)	Power supply current	
		Active (max)	Stand-by (max)
MH1M09AN-85L MH1M09ANZ-85L	85ns	254mA	500μA (V <sub>CC</sub> =3.0V)
MH1M09AN-10L MH1M09ANZ-10L	100ns		
MH1M09AN-12L MH1M09ANZ-12L	120ns		
MH1M09AN-15L MH1M09ANZ-15L	150ns		
MH1M09AN-85H MH1M09ANZ-85H	85ns		
MH1M09AN-10H MH1M09ANZ-10H	100ns		180μA (V <sub>CC</sub> =3.0V)
MH1M09AN-12H MH1M09ANZ-12H	120ns		
MH1M09AN-15H MH1M09ANZ-15H	150ns		

- Single 5V power supply
- No clicks, no refresh
- Simple memory expansion by 5
- MH1M09AN ..... Gold plating contact  
MH1M09ANZ ..... Solder dipping lead

## APPLICATION

Small capacity memory units



**MH1M09AN**  
**MH1M09ANZ**

**9437184-BIT**  
**(1048576-WORD BY 9-BIT) CMOS STATIC RAM**

**FUNCTION**

The operation mode of the MH1M09AN/ANZ are determined by a combination of the device control inputs  $\overline{S}$ ,  $\overline{SP}$ ,  $\overline{W}$  and  $\overline{OE}$ . Each mode is summarized in the function table.


A write cycle is executed whenever the low level  $\overline{W}$  overlaps with the low level  $\overline{S}$ ,  $\overline{SP}$ . The address must be set up before the write cycle and must be stable during the entire cycle. The data is latched into a cell on the trailing edge of  $\overline{W}$ ,  $\overline{S}$  or  $\overline{SP}$  whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained. The output enable input  $\overline{OE}$  directly controls the output stage. Setting the  $\overline{OE}$  at a high level, the output stage is in a high-impedance state, and the data bus contention problem in the write cycle is eliminated.

A read cycle is executed by setting  $\overline{W}$  at a high level and  $\overline{OE}$  at a low level while  $\overline{S}$  and  $\overline{SP}$  are in an active state.

When setting  $\overline{S}$  at a high level or  $\overline{SP}$  at a high level, the chips are in a non-selectable mode in which both reading and writing are disabled. In this mode, the output state is in a high-impedance state, allowing OR-tie with other chips and memory expansion by  $\overline{S}$  and  $\overline{SP}$ . The power supply current is reduced as low as the stand-by current which is specified as  $I_{CC3}$  or  $I_{CC4}$ , enabling battery back-up operation during power failure or power-down operation in the non-selected mode.

**FUNCTION TABLE**

$\overline{S}$ , $\overline{SP}$	$\overline{W}$	$\overline{OE}$	Mode	DQ	$I_{CC}$
H	X	X	Non-selection	High-impedance	Stand-by
L	L	X	Write	DIN	Active
L	H	L	Read	DOU	Active
L	H	H		High-impedance	Active



# MH1M09AN

# MH1M09ANZ

9437184-BIT

(1048576-WORD BY 9-BIT) CMOS STATIC RAM

**ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Conditions	Ratings	Unit
V <sub>CC</sub>	Supply voltage	With respect to GND	- 0.3~7	V
V <sub>I</sub>	Input voltage		- 0.3*~V <sub>CC</sub>	V
V <sub>O</sub>	Output voltage		0~V <sub>CC</sub>	V
P <sub>d</sub>	Power dissipation	T <sub>a</sub> = 25°C	1.7	W
T <sub>opr</sub>	Operating temperature		0~70	°C
T <sub>stg</sub>	Storage temperature		- 40~125	°C

\* - 3.0V incase of AC (Pulse width ≤ 50ns)

**DC ELECTRICAL CHARACTERISTICS** (T<sub>a</sub> = 0~70°C, V<sub>CC</sub> = 5V ± 10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V <sub>IH</sub>	High-level input voltage		2.2		V <sub>CC</sub> +0.3	V
V <sub>IL</sub>	Low-level input voltage		- 0.3*		0.8	V
V <sub>OH</sub>	High-level output voltage	I <sub>OH</sub> = - 1mA	2.4			V
V <sub>OL</sub>	Low-level output voltage	I <sub>OL</sub> = 2mA			0.4	V
I <sub>I</sub>	Input leakage current	V <sub>I</sub> = 0~V <sub>CC</sub>			±9	μA
I <sub>O</sub>	Output current in off-state	$\bar{S}, \bar{SP} = V_{IH}, V_{I/O} = 0 \sim V_{CC}$			±10	μA
I <sub>CC1</sub>	Active supply current (AC. MOS level)	$\bar{S}, \bar{SP} \leq 0.2V$ , other inputs $\leq 0.2V$ or $\geq V_{CC} - 0.2V$ , output open (duty 100%)	Min cycle		249	mA
I <sub>CC2</sub>	Active supply current (AC. TTL level)	$\bar{S}, \bar{SP} = V_{IL}$ , other inputs = V <sub>IH</sub> or V <sub>IL</sub> , output open (duty 100%)	Min cycle		254	mA
I <sub>CC3</sub>	Stand by current	$\bar{S}, \bar{SP} \geq V_{CC} - 0.2V$ , other inputs $\leq 0.2V$ or $\geq V_{CC} - 0.2V$	N/NZ-L		900	μA
			N/NZ-H	18	260	
I <sub>CC4</sub>	Stand by current	$\bar{S}, \bar{SP} = V_{IH}$ , other inputs $\geq V_{IH}$ or $\leq V_{IL}$			54	mA

\* - 3.0V incase of AC (Pulse width ≤ 50ns)

**CAPACITANCE** (T<sub>a</sub> = 0~70°C, V<sub>CC</sub> = 5V ± 10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C <sub>I</sub>	Input capacitance	V <sub>I</sub> = GND, V <sub>I</sub> = 25mVrms, f = 1MHz			85	pF
C <sub>O</sub>	Output capacitance	V <sub>O</sub> = GND, V <sub>O</sub> = 25mVrms, f = 1MHz			85	pF

Note 1. Direction for current flowing into an IC is positive (no mark).

2. Typical value is V<sub>CC</sub> = 5V, T<sub>a</sub> = 25°C.

**MH1M09AN**  
**MH1M09ANZ**

**9437184-BIT**  
**(1048576-WORD BY 9-BIT) CMOS STATIC RAM**

**AC ELECTRICAL CHARACTERISTICS** (T<sub>a</sub> = 0~70°C, V<sub>CC</sub> = 5V ± 10%, unless otherwise noted)

**(1) MEASUREMENT CONDITIONS**

Input pulse levels ..... V<sub>IH</sub> = 3.0V, V<sub>IL</sub> = 0V

Input rise and fall time ..... 5ns


Reference levels ..... V<sub>OH</sub> = V<sub>OL</sub> = 1.5V

Transition is measured ±500mV from steady state voltage.(for t<sub>en</sub>, t<sub>dis</sub>)

Output loads ..... Fig.1 C<sub>L</sub> = 100pF (-10L,-12L,-15L,-10H,-12H,-15H)

C<sub>L</sub> = 30pF (-85L,-85H)

C<sub>L</sub> = 5pF (for t<sub>en</sub>, t<sub>dis</sub>)



**Fig.1 Output load**

**(2) READ CYCLE**

Symbol	Parameter	Limits								Unit
		MH1M09AN/NZ -85L,-85H		MH1M09AN/NZ -10L,-10H		MH1M09AN/NZ -12L,-12H		MH1M09AN/NZ -15L,-15H		
		Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>CR</sub>	Read cycle time	85		100		120		150		ns
t <sub>e(A)</sub>	Address access time		85		100		120		150	ns
t <sub>e(S)</sub>	Chip select access time		85		100		120		150	ns
t <sub>e(SP)</sub>	Chip select access time		85		100		120		150	ns
t <sub>e(OE)</sub>	Output enable access time		50		60		65		75	ns
t <sub>dis(S)</sub>	Output disable time after $\bar{S}$ high		40		45		50		55	ns
t <sub>dis(SP)</sub>	Output disable time after $\bar{S}$ P high		40		45		50		55	ns
t <sub>dis(OE)</sub>	Output disable time after $\bar{OE}$ high		40		45		50		55	ns
t <sub>en(S)</sub>	Output enable time after $\bar{S}$ low	10		10		10		10		ns
t <sub>en(SP)</sub>	Output enable time after $\bar{S}$ P low	10		10		10		10		ns
t <sub>en(OE)</sub>	Output enable time after $\bar{OE}$ low	5		5		5		5		ns
t <sub>v(A)</sub>	Data valid time after address	10		10		10		10		ns

**(3) WRITE CYCLE**


Symbol	Parameter	Limits								Unit
		MH1M09AN/NZ -85L,-85H		MH1M09AN/NZ -10L,-10H		MH1M09AN/NZ -12L,-12H		MH1M09AN/NZ -15L,-15H		
		Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>CW</sub>	Write cycle time	85		100		120		150		ns
t <sub>w(W)</sub>	Write pulse width	55		65		75		85		ns
t <sub>su(A)</sub>	Address set up time	0		0		0		0		ns
t <sub>su(A-<math>\bar{W}</math>H)</sub>	Address set up time with respect to $\bar{W}$ high	65		75		85		100		ns
t <sub>su(S)</sub>	Chip select set up time	80		90		100		115		ns
t <sub>su(SP)</sub>	Chip select set up time	80		90		100		115		ns
t <sub>su(D)</sub>	Data set up time	30		35		40		45		ns
t <sub>h(D)</sub>	Data hold time	0		0		0		0		ns
t <sub>rs(W)</sub>	Write recovery time	0		0		0		0		ns
t <sub>dis(W)</sub>	Output disable time from $\bar{W}$ low		25		30		35		40	ns
t <sub>dis(OE)</sub>	Output disable time from $\bar{OE}$ high		25		30		35		40	ns
t <sub>en(W)</sub>	Output enable time from $\bar{W}$ high	5		5		5		5		ns
t <sub>en(OE)</sub>	Output enable time from $\bar{OE}$ low	5		5		5		5		ns

**MH1M09AN**  
**MH1M09ANZ**


9437184-BIT  
(1048576-WORD BY 9-BIT) CMOS STATIC RAM

**(4) TIMING DIAGRAMS**

**Read cycle**




**Write cycle ( $\bar{W}$  control mode)**



**MH1M09AN**  
**MH1M09ANZ**

9437184-BIT  
(1048576-WORD BY 9-BIT) CMOS STATIC RAM

**Write cycle ( $\bar{S}$ ,  $\bar{SP}$  control mode)**



- Note 3. Hatching indicates the state is don't care.
- 4. Writing is executed in overlap  $\bar{S}$  and  $\bar{W}$  low.
- 5. If  $\bar{W}$  goes low simultaneously with or prior to  $\bar{S}$ , the output remains in the high-impedance state.
- 6. Don't apply inverted phase signal externally when DQ pin is in output mode.

**POWER DOWN CHARACTERISTICS**

**ELECTRICAL CHARACTERISTICS** ( $T_a = 0 \sim 70^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$V_{CC(PD)}$	Power down supply voltage		2			V
$V_{I(S, SP)}$	Chip select input $\bar{S}$ , $\bar{SP}$	$2.2\text{V} \leq V_{CC(PD)}$ $2\text{V} \leq V_{CC(PD)} \leq 2.2\text{V}$	2.2		$V_{CC(PD)}$	V
$I_{CC(PD)}$	Power down supply current	$V_{CC}=3\text{V}$ , $A_{17} \sim A_{19}=V_{CC}$ or $0\text{V}$ $\bar{S}, \bar{SP} \geq V_{CC}-0.2\text{V}$ , Other inputs $\leq 0.2\text{V}$ or $\geq V_{CC}-0.2\text{V}$	N/NZ-L		500	$\mu\text{A}$
			N/NZ-H		180 (Note 7)	

Note 7.  $I_{CC(PD)} = 18(\mu\text{A})$  in case of  $T_a = 25^\circ\text{C}$   
 \* When  $\bar{S}$  is at  $2.2\text{V}(V_{IH \text{ min}})$  and supply voltage is at any level between  $4.5\text{V}$  and  $2.4\text{V}$ , supply current is defined as  $I_{CC4}$ .

**TIMING REQUIREMENTS** ( $T_a = 0 \sim 70^\circ\text{C}$ , unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_{su(PD)}$	Power down setup time		0			ns
$t_{rec(PD)}$	Power down recovery time		5			ms

**POWER DOWN CHARACTERISTICS**

