



# Monolithic 12-Bit Quad DAC

## AD664

### FEATURES

- Four Complete Voltage Output DACs
- Data Register Readback Feature
- "Reset to Zero" Override
- Multiplying Operation
- Double-Buffered Latches
- Surface Mount and DIP Packages
- MIL-STD-883 Compliant Versions Available

### APPLICATIONS

- Automatic Test Equipment
- Robotics
- Process Control
- Disk Drives
- Instrumentation
- Avionics

### PRODUCT DESCRIPTION

The AD664 is four complete 12-bit, voltage-output DACs on one monolithic IC chip. Each DAC has a double-buffered input latch structure and a data readback function. All DAC read and write operations occur through a single microprocessor-compatible I/O port.

The I/O port accommodates 4-, 8- or 12-bit parallel words allowing simple interfacing with a wide variety of microprocessors. A reset to zero control pin is provided to allow a user to simultaneously reset all DAC outputs to zero, regardless of the contents of the input latch. Any one or all of the DACs may be placed in a transparent mode allowing immediate response by the outputs to the input data.

The analog portion of the AD664 consists of four DAC cells, four output amplifiers, a control amplifier and switches. Each DAC cell is an inverting R-2R type. The output current from

each DAC is switched to the on-board application resistors and output amplifier. The output range of each DAC cell is programmed through the digital I/O port and may be set to unipolar or bipolar range, with a gain of one or two times the reference voltage. All DACs are operated from a single external reference. The functional completeness of the AD664 results from the combination of Analog Devices' BiMOS II process, laser-trimmed thin-film resistors and double-level metal interconnects.

### PRODUCT HIGHLIGHTS

1. The AD664 provides four voltage-output DACs on one chip offering the highest density 12-bit D/A function available.
2. The output range of each DAC is fully and independently programmable.
3. Readback capability allows verification of contents of the internal data registers.
4. The asynchronous RESET control returns all D/A outputs to zero volts.
5. DAC-to-DAC matching performance is specified and tested.
6. Linearity error is specified to be 1/2 LSB at room temperature and 3/4 LSB maximum for the K, B and T grades.
7. DAC performance is guaranteed to be monotonic over the full operating temperature range.
8. Readback buffers have three-state outputs.
9. Multiplying-mode operation allows use with fixed or variable, positive or negative external references.
10. The AD664 is available in versions compliant with MIL-STD-883. Refer to the Analog Devices Military Products Databook or current AD664/883B data sheet for detailed specifications.

### ORDERING GUIDE

Model <sup>1</sup>	Temperature Range	Output Range	Gain Error	Linearity Error	Package Options <sup>2</sup>
AD664JN-UNI	0°C to +70°C	0 to +V <sub>REF</sub>	±7 LSB	±0.75 LSB	N-28
AD664JN-BIP	0°C to +70°C	V <sub>REF</sub> to +V <sub>REF</sub>	±7 LSB	±0.75 LSB	N-28
AD664JP	0°C to +70°C	Programmable	±7 LSB	±0.75 LSB	P-44A
AD664KN-UNI	0°C to +70°C	0 to +V <sub>REF</sub>	±5 LSB	±0.5 LSB	N-28
AD664KN-BIP	0°C to +70°C	V <sub>REF</sub> to +V <sub>REF</sub>	±5 LSB	±0.5 LSB	N-28
AD664KP	0°C to +70°C	Programmable	±5 LSB	±0.5 LSB	P-44A
AD664AD-UNI	-40°C to +85°C	0 to +V <sub>REF</sub>	±7 LSB	±0.75 LSB	D-28
AD664AD-BIP	-40°C to +85°C	V <sub>REF</sub> to +V <sub>REF</sub>	±7 LSB	±0.75 LSB	D-28
AD664AJ	-40°C to +85°C	Programmable	±7 LSB	±0.75 LSB	J-44
AD664BD-UNI	-40°C to +85°C	0 to +V <sub>REF</sub>	±5 LSB	±0.5 LSB	D-28
AD664BD-BIP	-40°C to +85°C	V <sub>REF</sub> to +V <sub>REF</sub>	±5 LSB	±0.5 LSB	D-28
AD664BJ	-40°C to +85°C	Programmable	±5 LSB	±0.5 LSB	J-44
AD664BE	-40°C to +85°C	Programmable	±5 LSB	±0.5 LSB	E-44A
AD664SD-UNI	55°C to +125°C	0 to +V <sub>REF</sub>	±7 LSB	±0.75 LSB	D-28
AD664SD-BIP	55°C to +125°C	V <sub>REF</sub> to +V <sub>REF</sub>	±7 LSB	±0.75 LSB	D-28
AD664TD-UNI	-55°C to +125°C	0 to +V <sub>REF</sub>	±5 LSB	±0.5 LSB	D-28
AD664TD-BIP	-55°C to +125°C	V <sub>REF</sub> to +V <sub>REF</sub>	±5 LSB	±0.5 LSB	D-28

### NOTES

<sup>1</sup>For details on grade and package offerings screened in accordance with MIL-STD-883, refer to the Analog Devices Military Products Databook or current AD664/883B data sheet.

<sup>2</sup>D = Ceramic DIP; E = Leadless Ceramic Chip Carrier; J = Leaded Chip Carrier; N = Plastic DIP; P = Plastic Leaded Chip Carrier. For outline information see Package Information section.

To obtain the most recent version or complete data sheet, call our fax retrieval system at 1-800-446-6212 or visit our World Wide Web site at <http://www.analog.com>.

# AD664—SPECIFICATIONS

( $V_{LL} = +5\text{ V}$ ,  $V_{CC} = +15\text{ V}$ ,  $V_{EE} = -15\text{ V}$ ,  $V_{REF} = +10\text{ V}$ ,  $T_A = +25^\circ\text{C}$   
unless otherwise noted)

Model	JN/JP/AD/AJ/SD			KN/KP/BD/BJ/BE/TD/TE			Units
	Min	Typ	Max	Min	Typ	Max	
RESOLUTION		12	12	*	*	*	Bits
ANALOG OUTPUT							
Voltage Range <sup>1</sup>							
UNI Versions	0	$V_{CC}$	$2.0^2$	*	*	*	Volts
BIP Versions	$V_{EE} + 2.0^2$	$V_{CC}$	$2.0^2$	*	*	*	Volts
Output Current	5			*			mA
Load Resistance		2		*			kΩ
Load Capacitance			500			*	pF
Short-Circuit Current	25	40		*	*	*	mA
ACCURACY							
Gain Error	-7	$\pm 3$	7	-5	$\pm 2$	5	LSB
Unipolar Offset	-2	$\pm 1/2$	2	-1	$\pm 1/4$	1	LSB
Bipolar Zero <sup>3</sup>	-3	$\pm 3/4$	3	-2	$\pm 1/2$	2	LSB
Linearity Error <sup>3</sup>	-3/4	$\pm 1/2$	3/4	-1/2	$\pm 1/4$	1/2	LSB
Linearity $T_{MIN}$ to $T_{MAX}$	-1	$\pm 3/4$	1	-3/4	$\pm 1/2$	3/4	LSB
Differential Linearity	-3/4		3/4	-1/2		1/2	LSB
Differential Linearity $T_{MIN}$ to $T_{MAX}$							
Gain Error Drift							
Unipolar 0 V to +10 V Mode	-12	$\pm 7$	12	-10	$\pm 5$	10	ppm of FSR <sup>5°C</sup>
Bipolar -5 V to +5 V Mode	-12	$\pm 7$	12	-10	$\pm 5$	10	ppm of FSR <sup>5°C</sup>
Bipolar -10 V to +10 V Mode	-12	$\pm 7$	12	-10	$\pm 5$	10	ppm of FSR <sup>5°C</sup>
Unipolar Offset Drift							
Unipolar 0 V to +10 V Mode	-3	$\pm 1.5$	3	-2	$\pm 1$	2	ppm of FSR <sup>5°C</sup>
Bipolar Zero Drift							
Bipolar -5 V to +5 V Mode	12	$\pm 7$	12	-10	$\pm 5$	10	ppm of FSR <sup>5°C</sup>
Bipolar -10 V to +10 V Mode	-12	$\pm 7$	12	-10	$\pm 5$	10	ppm of FSR <sup>5°C</sup>
REFERENCE INPUT							
Input Resistance	1.3		2.6	*	*	*	kΩ
Voltage Range <sup>b</sup>	$V_{EE} + 2.0^2$		$V_{CC} - 2.0^2$	*	*	*	Volts
POWER REQUIREMENTS							
$V_{LL}$	4.5	5.0	5.5	*	*	*	Volts
$I_{LL}$							
$\text{at } V_{LL}, V_{II} = 5\text{ V}, 0\text{ V}$	0.1	1		*	*	*	mA
$\text{at } V_{LL}, V_{II} = 2.4\text{ V}, 0.4\text{ V}$	3	6		*	*	*	mA
$V_{CC}/V_{EE}$	$\pm 11.4$		$\pm 16.5$	*			Volts
$I_{CC}$		12	15	*	*	*	mA
$I_{EE}$		15	19	*	*	*	mA
Total Power	400	525		*	*	*	mW
ANALOG GROUND CURRENT <sup>7</sup>	600	$\pm 400$	+600	*	*	*	μA
MATCHING PERFORMANCE							
Gain <sup>8</sup>	-6	$\pm 3$	6	-4	$\pm 2$	4	LSB
Offset <sup>9</sup>	-2	$\pm 1/2$	2	-1	$\pm 1/4$	1	LSB
Bipolar Zero <sup>10</sup>	-3	$\pm 1$	3	-2	$\pm 1$	2	LSB
Linearity <sup>11</sup>	-1.5	$\pm 1/2$	1.5	-1	$\pm 1/2$	1	LSB
CROSSTALK							
Analog			-90			*	dB
Digital			60			*	dB
DYNAMIC PERFORMANCE ( $R_L = 2\text{ kΩ}$ , $C_L = 500\text{ pF}$ )							
Settling Time to $\pm 1/2$ LSB							
Off→Bits→On, GAIN = 1, $V_{REF} = 10$	8	10		*	*		μs
Settling Time to $\pm 1/2$ LSB							
10→ $V_{REF} \rightarrow 10\text{ V}$ , GAIN = 1, Bits On	10			*			μs
Glitch Impulse			500			*	nV·sec
MULTIPLYING MODE PERFORMANCE							
Reference Feedthrough $\text{at } 1\text{ kHz}$		75		*			dB
Reference -3 dB Bandwidth		70		*			kHz
POWER SUPPLY GAIN SENSITIVITY							
$11.4\text{ V} \leftarrow V_{CC} \rightarrow 16.5\text{ V}$		$\pm 2$	$\pm 5$	*	*	*	ppm <sup>12%</sup>
$16.5\text{ V} \leftarrow V_{LL} \rightarrow 11.4\text{ V}$		$\pm 2$	$\pm 5$	*	*	*	ppm <sup>12%</sup>
$4.5\text{ V} \leftarrow V_{LL} \rightarrow 5.5\text{ V}$		$\pm 2$	$\pm 5$	*	*	*	ppm <sup>12%</sup>

Specifications subject to change without notice.