Low Noise/Low Power



X9400

Quad Nonvolatile Digitally Controlled Potentiometer


FEATURES

- Quad Four Separate Pots
- 64 Resistor Taps/Pot
- SPI Serial Interface
- Wiper Resistance, 150 Ω Typical
- Four Non-Volatile Data Registers for Each Pot
- Non-Volatile Storage of Wiper Position
- Standby Current < 1µA Max (Total Package)
- V_{CC} = 2.7V to 5.5V Operation
 V+ = 2.7V to 5.5V
 V- = -2.7V to -5.5V
- 10K Ω , 2.5K Ω Total Pot Resistance
- 100 yr. Data Retention
- 24-Lead SOIC, 24-Lead TSSOP, and 24-Lead XBGA Packages

DESCRIPTION

The X9400 digital potentiometer contains 4 separate 10K Ω potentiometers with a digitally programmable wiper position to one of 64 taps on each pot. The wiper position is determined by a serial digital code that is received on the SPI serial port that is common to all four ports. The 63 individual resistors in each pot are all equal creating a linear taper from one end of the pot to the other. There are also four 6 bit non-volatile data registers associated with each pot for storing system data and the most recent wiper position. Powering up the device causes the contents of R₀ register of each pot to be loaded into the Wiper Counter register restoring the last known wiper position for each pot.





PIN DESCRIPTIONS

Host Interface Pins

Serial Output (SO)

SO is a push/pull serial data output pin. During a read cycle, data is shifted out on this pin. Data is clocked out by the falling edge of the serial clock.

Serial Input

SI is the serial data input pin. All opcodes, byte addresses and data to be written to the pots and pot registers are input on this pin. Data is latched by the rising edge of the serial clock.

Serial Clock (SCK)

The SCK input is used to clock data into and out of the X9400.

Chip Select (CS)

When \overline{CS} is HIGH, the X9400 is deselected and the SO pin is at high impedance, and (unless an internal write cycle is underway) the device will be in the standby state. \overline{CS} LOW enables the X9400, placing it in the active power mode. It should be noted that after a power-up, a HIGH to LOW transition on \overline{CS} is required prior to the start of any operation.

Hold (HOLD)

HOLD is used in conjunction with the CS pin to select the device. Once the part is selected and a serial sequence is underway, HOLD may be used to pause the serial communication with the controller without resetting the

serial sequence. To pause, HOLD must be brought LOW while SCK is LOW. To resume communication, HOLD is brought HIGH, again while SCK is LOW. If the pause feature is not used, HOLD should be held HIGH at all times.

Device Address (A₀–A₁)

The address inputs are used to set the least significant 2 bits of the 8-bit slave address. A match in the slave address serial data stream must be made with the address input in order to initiate communication with the X9400. A maximum of 4 devices may occupy the SPI serial bus.

Potentiometer Pins

$V_{H} (V_{H0} - V_{H3}), V_{L} (V_{L0} - V_{L3})$

The VH and VL inputs are equivalent to the terminal connections on either end of a mechanical potentiometer.

$V_{W} (V_{W0} - V_{W3})$

The wiper outputs are equivalent to the wiper output of a mechanical potentiometer.


Hardware Write Protect Input (WP)

The \overline{WP} pin when LOW prevents nonvolatile writes to the Wiper Counter Registers.

Analog Supplies (V+, V-)

The analog Supplies V+, V- are the supply voltages for the EEPot analog section.

PIN CONFIGURATION



PIN NAMES

Symbol	Description
SCK	Serial Clock
SI, SO	Serial Data
A ₀ -A ₁	Device Address
V _{H0-} V _{H3} , V _{L0-} V _{L3}	Potentiometers (terminal equivalent)
V _{W0-} V _{W1}	Potentiometers (wiper equivalent)
WP	Hardware Write Protection
V+,V-	Analog and Voltage Follower Supplies
V _{CC}	System Supply Voltage
Vss	System Ground
NC	No Connection

DEVICE DESCRIPTION

The X9400 is a highly integrated microcircuit incorporating four resistor arrays and their associated registers and counters and the serial interface logic providing direct communication between the host and the EEPOT potentiometers.

Serial Interface

The X9400 supports the SPI interface hardware conventions. The device is accessed via the SI input with data clocked in on the rising SCK. \overline{CS} must be LOW and the HOLD and \overline{WP} pins must be HIGH during the entire operation.

The SO and SI pins can be connected together, since they have three state outputs. This can help to reduce system pin count.

Array Description

The X9400 is comprised of four resistor arrays. Each array contains 63 discrete resistive segments that are connected in series. The physical ends of each array are equivalent to the fixed terminals of a mechanical potentiometer (V_H and V_L inputs).

At both ends of each array and between each resistor segment is a CMOS switch connected to the wiper (V_W) output. Within each individual array only one switch may be turned on at a time.

These switches are controlled by a wiper counter register (WCR). The six bits of the WCR are decoded to select, and enable, one of sixty-four switches.

Wiper Counter Register (WCR)

The X9400 contains four wiper counter registers, one for each EEPOT potentiometer. The WCR is equivalent to a serial-in, parallel-out register/counter with its outputs decoded to select one of sixty-four switches along its resistor array. The contents of the WCR can be altered in four ways: it may be written directly by the host via the write wiper counter register instruction (serial load); it may be written indirectly by transferring the contents of one of four associated data registers via the XFR data register or global XFR data register instructions (parallel load); it can be modified one step at a time by the increment/decrement instruction. Finally, it is loaded with the contents of its data register zero (R0) upon power-up.

The wiper counter register is a volatile register; that is, its contents are lost when the X9400 is powered-down. Although the register is automatically loaded with the value in R0 upon power-up, this may be different from the value present at power-down.

Data Registers

Each potentiometer has four 6-bit nonvolatile data registers. These can be read or written directly by the host. Data can also be transferred between any of the four data registers and the associated Wiper Counter Register. All operations changing data in one of the data registers is a nonvolatile operation and will take a maximum of 10ms.

If the application does not require storage of multiple settings for the potentiometer, the data registers can be used as regular memory locations for system parameters or user preference data.

Table 1. Data Register Detail

(MSB)					(LSB)
D5	D4	D3	D2	D1	D0
NV	NV	NV	NV	NV	NV




Figure 1. Detailed Potentiometer Block Diagram

Write in Process

The contents of the data registers are saved to nonvolatile memory when the \overline{CS} pin goes from LOW to HIGH after a complete write sequence is received by the device. The progress of this internal write operation can be monitored by a write in process bit (WIP). The WIP bit is read with a read status command.

INSTRUCTIONS


Identification (ID) Byte

The first byte sent to the X9400 from the host, following a \overline{CS} going HIGH to LOW, is called the Identification byte. The most significant four bits of the slave address are a device type identifier, for the X9400 this is fixed as 0101[B] (refer to Figure 2).

The two least significant bits in the ID byte select one of four devices on the bus. The physical device address is defined by the state of the A_0 - A_1 input pins. The X9400 compares the serial data stream with the address input state; a successful compare of both address bits is required for the X9400 to successfully continue the command sequence. The A_0 - A_1 inputs can be actively driven by CMOS input signals or tied to V_{CC} or V_{SS}.

The remaining two bits in the slave byte must be set to 0.


Figure 2. Identification Byte Format



Instruction Byte

The next byte sent to the X9400 contains the instruction and register pointer information. The four most significant bits are the instruction. The next four bits point to one of the four pots and, when applicable, they point to one of four associated registers. The format is shown below in Figure 3.

Figure 3. Instruction Byte Format



The four high order bits of the instruction byte specify the operation. The next two bits (R_1 and R_0) select one of the four registers that is to be acted upon when a register oriented instruction is issued. The last two bits (P1 and P₀) selects which one of the four potentiometers is to be affected by the instruction.

Four of the ten instructions are two bytes in length and end with the transmission of the instruction byte. These instructions are:

- <u>XFR Data Register to Wiper Counter Register</u> This transfers the contents of one specified Data Register to the associated Wiper Counter Register.
- <u>XFR Wiper Counter Register to Data Register</u> This transfers the contents of the specified Wiper Counter Register to the specified associated Data Register.
- <u>Global XFR Data Register to Wiper Counter Register</u> -This transfers the contents of all specified Data Registers to the associated Wiper Counter Registers.
- <u>Global XFR Wiper Counter Register to Data Register</u> -This transfers the contents of all Wiper Counter Registers to the specified associated Data Registers.

The basic sequence of the two byte instructions is illustrated in Figure 4. These two-byte instructions exchange data between the WCR and one of the data registers. A transfer from a data register to a WCR is essentially a write to a static RAM, with the static RAM controlling the wiper position. The response of the wiper to this action will be delayed by t_{WRL} . A transfer from the WCR (current wiper position), to a data register is a write to nonvolatile memory and takes a minimum of t_{WR} to complete. The transfer can occur between one of the four potentiometers and one of its associated registers; or it may occur globally, where the transfer occurs between all potentiometers and one associated register.

Five instructions require a three-byte sequence to complete. These instructions transfer data between the host and the X9400; either between the host and one of the data registers or directly between the host and the Wiper Counter Register. These instructions are:

- <u>Read Wiper Counter Register</u> read the current wiper position of the selected pot,
- <u>Write Wiper Counter Register</u> change current wiper position of the selected pot,
- <u>Read Data Register</u> read the contents of the selected data register;
- <u>Write Data Register</u> write a new value to the selected data register.
- <u>Read Status</u> This command returns the contents of the WIP bit which indicates if the internal write cycle is in progress.

The sequence of these operations is shown in Figure 5 and Figure 6.

The final command is Increment/Decrement. It is different from the other commands, because it's length is indeterminate. Once the command is issued, the master can clock the selected wiper up and/or down in one resistor segment steps; thereby, providing a fine tuning capability to the host. For each SCK clock pulse (t_{HIGH}) while SI is HIGH, the selected wiper will move one resistor segment towards the V_H terminal. Similarly, for each SCK clock pulse while SI is LOW, the selected wiper will move one resistor segment towards the V_L terminal. A detailed illustration of the sequence and timing for this operation are shown in Figure 7 and Figure 8.

X9400

Figure 4. Two-Byte Command Sequence




Figure 5. Three-Byte Command Sequence (Write)




Figure 6. Three-Byte Command Sequence (Read)




Figure 7. Increment/Decrement Command Squence




Figure 8. Increment/Decrement Timing Limits




Table 1. Instruction Set

			Ir	nstru	ction	Set			
Instruction	I ₃	l ₂	I ₁	I ₀	R ₁	R ₀	P ₁	P ₀	Operation
Read Wiper Counter Register	1	0	0	1	0	0	P ₁	P ₀	Read the contents of the Wiper Counter Register pointed to by P_1 - P_0
Write Wiper Counter Register	1	0	1	0	0	0	P ₁	P ₀	Write new value to the Wiper Counter Register pointed to by P_1 - P_0
Read Data Register	1	0	1	1	R ₁	R ₀	P ₁	P ₀	Read the contents of the Data Register pointed to by P_1 - P_0 and R_1 - R_0
Write Data Register	1	1	0	0	R ₁	R ₀	P ₁	P ₀	Write new value to the Data Register pointed to by P_1 - P_0 and R_1 - R_0
XFR Data Register to Wiper Counter Register	1	1	0	1	R ₁	R ₀	P ₁	P ₀	Transfer the contents of the Data Register pointed to by R_1-R_0 to the Wiper Counter Register pointed to by P_1-P_0
XFR Wiper Counter Register to Data Register	1	1	1	0	R ₁	R ₀	P ₁	P ₀	Transfer the contents of the Wiper Counter Register pointed to by P_1 - P_0 to the Register pointed to by R_1 - R_0
Global XFR Data Register to Wiper Counter Register	0	0	0	1	R ₁	R ₀	0	0	Transfer the contents of all four Data Registers pointed to by R_1 - R_0 to their respective Wiper Counter Register
Global XFR Wiper Counter Register to Data Register	1	0	0	0	R ₁	R ₀	0	0	Transfer the contents of all Wiper Counter Registers to their respective data Registers pointed to by $R_1 - R_0$
Increment/Decrement Wiper Counter Register	0	0	1	0	0	0	P ₁	P ₀	Enable Increment/decrement of the Wiper Counter Register pointed to by P_1 - P_0
Read Status (WIP bit)	0	1	0	1	0	0	0	1	Read the status of the internal write cycle, by checking the WIP bit.

Instruction Format

Notes: (1) "A1 ~ A0": stands for the device addresses sent by the master.

- (2) WPx refers to wiper position data in the Counter Register
- (2) "I": stands for the increment operation, SI held HIGH during active SCK phase (high).
- (3) "D": stands for the decrement operation, SI held LOW during active SCK phase (high).

Read Wiper Counter Register (WCR)

CS			e ty tifie	•		de\ ddre					uctic ode		a		CR esse	es	(:		wip t by	•				D)	CS
Falling Edge	0	1	0	1	0	0	A 1	A 0	1	0	0	1	0	0	P 1	P 0	0	0	W P 5	W P 4	W P 3	W P 2	W P 1	W P 0	Rising Edge

Write Wiper Counter Register (WCR)

CS			e ty tifie	•			/ice			istru opc			a		CR esse	es		(se	D nt b		Byt lost		SI)		CS
Falling Edge	0	1	0	1	0	0	A 1	A 0	1	0	1	0	0	0	P 1	P 0	0	0	W P 5	W P 4	W P 3	W P 2	W P 1	W P 0	Rising Edge

Read Data Register (DR)

CS			e ty tifie	-		dev ddre					uctic ode			ano ddre		-		sent		ata X9			SC))	CS
Falling Edge	0	1	0	1	0	0	A 1	A 0	1	0	1	1	R 1	R 0	P 1	P 0	0	0	W P 5	W P 4	W P 3	W P 2	W P 1	W P 0	Rising Edge

Write Data Register (DR)

CS		vice den		•		dev ddre					ictio ode				d W esse	CR s		(se		ata by h	,		SI)		CS	HIGH-VOLTAGE
Falling Edge	0	1	0	1	0	0	A 1	A 0	1	1	0	0	R 1	R 0	P 1	P 0	0	0	W P 5	W P 4	W P 3	W P 2	W P 1	W P 0	Rising Edge	WRITE CYCLE

Transfer Data Register (DR) to Wiper Counter Register (WCR)

CS Falling			e ty tifie	•			/ice				ictic ode				d W esse		CS Rising
Edge	0	1	0	1	0	0	A 1	A 0	1	1	0	1	R 1	R 0	P 1	P 0	Edge

X9400

Transfer Wiper Counter Register (WCR) to Data Register (DR)

CS Falling			e ty tifie	•			vice esse			stru opc					d W esse	CR s	CS Rising	HIGH-VOLTAGE
Edge	0	1	0	1	0	0	A 1	A 0	1	1	1	0	R 1	R 0	P 1	P 0	Edge	WRITE CYCLE

Increment/Decrement Wiper Counter Register (WCR)

	de	vic	e ty	ре		dev	/ice		in	stru	ictic	n		W	CR		i	incr	em	ent/	dec	ren	nent	t	
CS Falling	i	den	tifie	r	a	addresses				орс	ode	;	a	ddre	esse	es	(s	ent	by	mas	ster	on	SD	A)	CS Rising
Edge	0	1	0	1	0	0	A 1	A 0	0	0	1	0	х	Х	Р 1	P 0	l/ D	l/ D	-			•	l/ D	l/ D	Edge

Global Transfer Data Register (DR) to Wiper Counter Register (WCR)

CS Falling			e ty tifie				/ice esse			stru opc			a	D ddre	R esse	es	CS Rising
Edge	0	1	0	1	0	0	A 1	A 0	0	0	0	1	R 1	R 0	0	0	Edge

Global Transfer Wiper Counter Register (WCR) to Data Register (DR)

	de	vic	e ty	ре		dev	vice		in	stru	ictio	on		D	R			
CS Falling	i	den	tifie	er	ad	ddre	esse	es	(эрс	ode	;	ac	ddre	esse	es	CS Rising	HIGH-VOLTAGE
Edge	0	1	0	1	0	0	A	A	1	0	0	0	R	R	0	0	Edge	WRITE CYCLE
							1	0					1	0				

Read Status

CS			e ty tifie	•			/ice				uctio ode		ad	wip dre	oer esse	əs	(ទ	sent			By1 400		SC))	CS
Falling Edge	0	1	0	1	0	0	A 1	A 0	0	1	0	1	0	0	0	1	0	0	0	0	0	0	0	W I P	Rising Edge

ABSOLUTE MAXIMUM RATINGS

Temperature under bias –65°C to +135°C	
Storage temperature –65°C to +150°C	
Voltage on SCK, SCL or any address input	
with respect to V_{SS}	
Voltage on V+ (referenced to V _{SS})10V	
Voltage on V- (referenced to V _{SS})10V	
(V+) – (V-)	
Any V _H V+	
Any V ₁ V-	
Lead temperature (soldering, 10 seconds)	

COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device (at these or any other conditions above those listed in the operational sections of this specification) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Temp	Min.	Max.]	Device	Supply Voltage (V _{CC}) Limits
Commercial	0°C	+70°C		X9400	5V ±10%
Industrial	-40°C	+85°C		X9400-2.7	2.7V to 5.5V

ANALOG CHARACTERISTICS (Over recommended operating conditions unless otherwise stated.)

				Li	mits		
Symbol	Parame	eter	Min.	Тур.	Max.	Units	Test Conditions
R _{TOTAL}	End to end resistance	9	-20		+20	%	
	Power rating				50	mW	25°C, each pot
IW	Wiper current		-3		+3	mA	
R _W	Wiper resistance			150	250	Ω	Wiper Current = ± 1 mA
Mar		X9400	+4.5		+5.5	V	
Vv+	Voltage on V+ Pin	X9400-2.7	+2.7		+5.5	v	
		X9400	-5.5		-4.5	v	
Vv-	Voltage on V- Pin	X9400-2.7	-5.5		-2.7		
V _{TERM}	Voltage on any V _H or	V _L Pin	V-		V+	V	
	Noise			-120		dBV	Ref: 1kHz
	Resolution			1.6		%	
	Absolute linearity (1)		-1		+1	MI ⁽³⁾	V _{w(n)(actual)} – V _{w(n)(expected)}
	Relative linearity (2)		-0.2		+0.2	MI ⁽³⁾	$V_{w(n + 1)} - [V_{w(n) + MI}]$
	Temperature coefficie	ent		±300		ppm/°C	

Notes: (1) Absolute linearity is utilized to determine actual wiper voltage versus expected voltage as determined by wiper position when used as a potentiometer.

(2) Relative linearity is utilized to determine the actual change in voltage between two successive tap positions when used as a potentiometer. It is a measure of the error in step size.

(3) $MI = RTOT/63 \text{ or } (V_H - V_L)/63, \text{ single pot}$

D.C. OPERATING CHARACTERISTICS (Over the recommended operating conditions unless otherwise specified.)

			Li	mits		
Symbol	Parameter	Min.	Тур.	Max.	Units	Test Conditions
I _{CC1}	V _{CC} supply current (Active)			400	μA	f _{SCK} = 2MHz, SO = Open, Other Inputs = V _{SS}
I _{CC2}	V _{CC} supply current (Nonvolatile Write)			1	mA	f _{SCK} = 2MHz, SO = Open, Other Inputs = V _{SS}
I _{SB}	V _{CC} current (standby)			1	μΑ	$SCK = SI = V_{SS}$, Addr. = V_{SS}
ILI	Input leakage current			10	μΑ	$V_{IN} = V_{SS}$ to V_{CC}
I _{LO}	Output leakage current			10	μΑ	$V_{OUT} = V_{SS}$ to V_{CC}
V _{IH}	Input HIGH voltage	V _{CC} x 0.7		V _{CC} + 0.5	V	
V _{IL}	Input LOW voltage	-0.5		V _{CC} x 0.1	V	
V _{OL}	Output LOW voltage			0.4	V	I _{OL} = 3mA

ENDURANCE AND DATA RETENTION

Parameter	Min.	Units
Minimum endurance	100,000	Data changes per register
Data retention	100	years

CAPACITANCE

Symbol	Test	Max.	Units	Test Conditions
C _{OUT} ⁽⁴⁾	Output capacitance (SO)	8	pF	V _{OUT} = 0V
C _{IN} ⁽⁴⁾	Input capacitance (A0, A1, SI, and SCK)	6	pF	$V_{IN} = 0V$

POWER-UP TIMING


Symbol	Parameter	Min.	Max.	Units
t _{PUR} ⁽⁵⁾	Power-up to initiation of read operation	1	1	ms
t _{PUW} ⁽⁵⁾	Power-up to initiation of write operation	5	5	ms
t _R V _{CC} ⁽⁷⁾	V _{CC} Power up ramp	0.2	50	V/msec

A.C. TEST CONDITIONS

Input Pulse Levels	$V_{CC} \times 0.1$ to $V_{CC} \times 0.9$
Input rise and fall times	10ns
Input and output timing level	V _{CC} x 0.5

- **Notes:** (4) This parameter is periodically sampled and not 100% tested
 - (5) t_{PUR} and t_{PUW} are the delays required from the time the third (last) power supply (Vcc, V+ or V-) is stable until the specific instruction can be issued. These parameters are periodically sampled and not 100% tested.
 - (6) The power supply sequence should be V_{SS}, V-, V_{CC}, V+ with no slope reversals on V_{CC},
 - (7) This is not a tested or guaranteed parameter and should be used as a guideline.

EQUIVALENT A.C. LOAD CIRCUIT



X9400

AC TIMING

Symbol	Parameter	Min.	Max.	Units
f _{SCK}	SSI/SPI clock frequency		2.0	MHz
t _{CYC}	SSI/SPI clock cycle time	500		ns
t _{WH}	SSI/SPI clock high time	200		ns
t _{WL}	SSI/SPI clock low time	200		ns
t _{LEAD}	Lead time	250		ns
t _{LAG}	Lag time	250		ns
t _{SU}	SI, SCK, $\overline{\text{HOLD}}$ and $\overline{\text{CS}}$ input setup time	50		ns
t _H	SI, SCK, $\overline{\text{HOLD}}$ and $\overline{\text{CS}}$ input hold time	50		ns
t _{RI}	SI, SCK, $\overline{\text{HOLD}}$ and $\overline{\text{CS}}$ input rise time		2	μs
t _{FI}	SI, SCK, $\overline{\text{HOLD}}$ and $\overline{\text{CS}}$ input fall time		2	μs
t _{DIS}	SO output disable time	0	500	ns
t _V	SO output valid time		100	ns
t _{HO}	SO output hold time	0		ns
t _{RO}	SO output rise time		50	ns
t _{FO}	SO output fall time		50	ns
t _{HOLD}	HOLD time	400		ns
t _{HSU}	HOLD setup time	100		ns
t _{HH}	HOLD hold time	100		ns
t _{HZ}	HOLD low to output in High Z		100	ns
t _{LZ}	HOLD high to output in Low Z		100	ns
ΤI	Noise suppression time constant at SI, SCK, \overline{HOLD} and \overline{CS} inputs		20	ns
t _{CS}	CS deselect time	2		μs
t _{WPASU}	WP, A0 and A1 setup time	0		ns
t _{WPAH}	WP, A0 and A1 hold time	0		ns

HIGH-VOLTAGE WRITE CYCLE TIMING

Symbol	Parameter	Тур.	Max.	Units
t _{WR}	High-voltage write cycle time (store instructions)	5	10	ms

EEPOT TIMING

Symbol	Parameter	Min.	Max.	Units
t _{WRPO}	Wiper response time after the third (last) power supply is stable		10	μs
t _{WRL}	Wiper response time after instruction issued (all load instructions)		10	μs
t _{WRID}	Wiper response time from an active SCL/SCK edge (increment/decrement instruction)		450	ns


SYMBOL TABLE

WAVEFORM	INPUTS	OUTPUTS
	Must be steady	Will be steady
	May change from Low to High	Will change from Low to High
	May change from High to Low	Will change from High to Low
	Don't Care: Changes Allowed	Changing: State Not Known
	N/A	Center Line is High Impedance


X9400

TIMING DIAGRAMS


Input Timing




Output Timing




Hold Timing




EEPOT Timing (for All Load Instructions)



EEPOT Timing (for Increment/Decrement Instruction)





Write Protect and Device Address Pins Timing



APPLICATIONS INFORMATION

Basic Configurations of Electronic Potentiometers







Two terminal Variable Resistor; Variable current

Application Circuits


Noninverting Amplifier




Offset Voltage Adjustment



Voltage Regulator




Comparator with Hysterisis





$$\begin{split} V_{UL} &= \{R_1 / (R_1 + R_2)\} \, V_O(max) \\ V_{LL} &= \{R_1 / (R_1 + R_2)\} \, V_O(min) \end{split}$$


Application Circuits (continued)














Equivalent L-R Circuit




 $\begin{array}{c} Z_{IN} = R_2 + s \; R_2 \left(R_1 + R_3 \right) C_1 = R_2 + s \; Leq \\ (R_1 + R_3) >> R_2 \end{array}$





Function Generator

PACKAGING INFORMATION




24-Lead Plastic Dual In-Line Package Type P




- 1. ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)
- 2. PACKAGE DIMENSIONS EXCLUDE MOLDING FLASH


PACKAGING INFORMATION



24-Lead Plastic Small Outline Gull Wing Package Type S




PACKAGING INFORMATION



24-Lead Plastic, TSSOP Package Type V


NOTE: ALL DIMENSIONS IN INCHES (IN PARENTHESES IN MILLIMETERS)

24-ball BGA (X9400WC)




¢ ¢ d

e




а

Bottom View (Bump Side Up)



		Millimeters			Inches			
	Symbol	Min	Nom.	Max	Min	Nom.	Max	
Package Body Dimension X	а	2.575	2.605	2.635	0.10138	0.10256	0.10374	
Package Body Dimension Y	b	3.794	3.824	3.854	0.14937	0.15055	0.15173	
Package Height	С	0.697	0.750	0.763	0.02744	0.02674	0.03004	
Package Body Thickness	d	0.444	0.457	0.470	0.01748	0.01799	0.01850	
Ball Height	е	0.253	0.273	0.293	0.00996	0.01075	0.01154	
Ball Diameter	f	0.360	0.374	0.388	0.01417	0.01472	0.01528	
Total Ball Count	g	24						
Ball Count X Axis	h	4						
Ball Count Y Axis	i	6						
Pins Pitch XAxis	j	0.5						
Pins Pitch Y Axis	k	0.5						
Edge to Ball Center (Corner) Distance Along X	I	0.523	0.553	0.583	0.02057	0.02175	0.02293	
Edge to Ball Center (Corner) Distance Along Y	m	0.632	0.662	0.692	0.02488	0.02606	0.02724	

ORDERING INFORMATION



X9400YZ24I-2.7

LIMITED WARRANTY

Devices sold by Xicor, Inc. are covered by the warranty and patent indemnification provisions appearing in its Terms of Sale only. Xicor, Inc. makes no warranty, express, statutory, implied, or by description regarding the information set forth herein or regarding the freedom of the described devices from patent infringement. Xicor, Inc. makes no warranty of merchantability or fitness for any purpose. Xicor, Inc. reserves the right to discontinue production and change specifications and prices at any time and without notice.

Xicor, Inc. assumes no responsibility for the use of any circuitry other than circuitry embodied in a Xicor, Inc. product. No other circuits, patents, or licenses are implied.

TRADEMARK DISCLAIMER:

Xicor and the Xicor logo are registered trademarks of Xicor, Inc. AutoStore, Direct Write, Block Lock, SerialFlash, MPS, and XDCP are also trademarks of Xicor, Inc. All others belong to their respective owners.

U.S. PATENTS

Xicor products are covered by one or more of the following U.S. Patents: 4,326,134; 4,393,481; 4,404,475; 4,450,402; 4,486,769; 4,488,060; 4,520,461; 4,533,846; 4,599,706; 4,617,652; 4,668,932; 4,752,912; 4,829,482; 4,874,967; 4,883,976; 4,980,859; 5,012,132; 5,003,197; 5,023,694; 5,084,667; 5,153,880; 5,153,691; 5,161,137; 5,219,774; 5,270,927; 5,324,676; 5,434,396; 5,544,103; 5,587,573; 5,835,409; 5,977,585. Foreign patents and additional patents pending.

LIFE RELATED POLICY

In situations where semiconductor component failure may endanger life, system designers using this product should design the system with appropriate error detection and correction, redundancy and back-up features to prevent such an occurrence.

Xicor's products are not authorized for use in critical components in life support devices or systems.

XABY

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure
 to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the
 user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.