



## Frequency Generator & Integrated Buffers for PENTIUM/Pro™


### General Description

The ICS9248-90 generates all clocks required for high speed RISC or CISC microprocessor systems such as Intel PentiumPro or Cyrix. Eight different reference frequency multiplying factors are externally selectable with smooth frequency transitions.

Features include two CPU, six PCI and thirteen SDRAM clocks. Two reference outputs are available equal to the crystal frequency. Plus the IOAPIC output powered by VDDL1. One 48 MHz for USB, and one 24 MHz clock for Super IO. Spread Spectrum built in at  $\pm 0.25\%$  modulation to reduce the EMI. Serial programming I<sup>2</sup>C interface allows changing functions, stop clock programming and Frequency selection. Additionally, the device meets the Pentium power-up stabilization, which requires that CPU and PCI clocks be stable within 2ms after power-up. It is not recommended to use I/O dual function pin for the slots (ISA, PIC, CPU, DIMM). The add on card might have a pull up or pull down.

High drive PCICLK and SDRAM outputs typically provide greater than 1 V/ns slew rate into 30pF loads. CPUCLK outputs typically provide better than 1V/ns slew rate into 20pF loads while maintaining 50 $\pm$ 5% duty cycle. The REF and 24 and 48 MHz clock outputs typically provide better than 0.5V/ns slew rates into 20pF.


### Block Diagram



### Features

- 3.3V outputs: SDRAM, PCI, REF, 48/24MHz
- 2.5V outputs: CPU, IOAPIC
- 20 ohm CPU clock output impedance
- 20 ohm PCI clock output impedance
- Skew from CPU (earlier) to PCI clock - 1.5 to 4 ns, center 2.6 ns.
- No external load cap for  $C_L=18pF$  crystals
- $\pm 175$  ps CPU clock skew
- 250ps (cycle to cycle) CPU jitter
- Smooth frequency switch, with selections from 66.8 to 150 MHz CPU.
- I<sup>2</sup>C interface for programming
- 3ms power up clock stable time
- Clock duty cycle 45-55%.
- 48 pin 300 mil SSOP package
- 3.3V operation, 5V tolerant inputs (with series R)
- <5ns propagation delay SDRAM from Buffer Input

### Pin Configuration



### 48-Pin SSOP

- \* Internal Pull-up Resistor of 240K to VDD
- \*\* Internal Pull-down resistor of 240K to GND

### Power Groups

VDDREF = REF (0:1), X1, X2  
 VDDPCI = PCICLK\_F, PCICLK(0:4)  
 VDDSDR = SDRAM (0: 12), supply for PLL core  
 VDD48 = 24MHz, 48MHz  
 VDDLIOAPIC = IOAPIC  
 VDDL CPU = CPUCLK 1, CPUCLK\_F

Pentium is a trademark of Intel Corporation  
 I<sup>2</sup>C is a trademark of Philips Corporation



## Pin Descriptions

PIN NUMBER	PIN NAME	TYPE	DESCRIPTION
1	VDDREF	PWR	Ref (0:2), XTAL power supply, nominal 3.3V
2	REF0	OUT	14.318 Mhz reference clock.This REF output is the STRONGER buffer for ISA BUS loads
	PCI_STOP# <sup>1</sup>	IN	Halts PCICLK(0:4) clocks at logic 0 level, when input low (In mobile mode, MODE=0)
3,9,16,22,33,39,45	GND	PWR	Ground
4	X1	IN	Crystal input, has internal load cap (36pF) and feedback resistor from X2
5	X2	OUT	Crystal output, nominally 14.318MHz. Has internal load cap (36pF)
6,14	VDDPCI	PWR	Supply for PCICLK_F and PCICLK (0:4), nominal 3.3V
7	PCICLK_F	OUT	Free running PCI clock not affected by PCI_STOP# for power management.
	MODE <sup>2</sup>	IN	Pin 17, pin 18 function select pin, 1=Desktop Mode, 0=Mobile Mode. Latched Input.
8	FS3 <sup>2</sup>	IN	Frequency select pin. Latched Input. Internal Pull-down to GND
	PCICLK0	OUT	PCI clock outputs. Synchronous to CPU clocks with 1-48ns skew (CPU early)
10	PCICLK1	OUT	PCI clock output. Synchronous to CPU clocks with 1-48ns skew (CPU early)
	FS4 <sup>2</sup>	IN	Frequency select pin. Latched Input.
11, 12, 13	PCICLK(2:4)	OUT	PCI clock outputs. Synchronous to CPU clocks with 1-48ns skew (CPU early)
15	BUFFER IN	IN	Input to Fanout Buffers for SDRAM outputs.
17, 18, 20, 21, 28, 29, 31, 32, 34, 35,37,38	SDRAM (11:0)	OUT	SDRAM clock outputs, Fanout Buffer outputs from BUFFER IN pin (controlled by chipset).
19,30,36	VDDSDR	PWR	Supply for SDRAM (0:12) and CPU PLL Core, nominal 3.3V.
23	SDATA	IN	Data input for I <sup>2</sup> C serial input, 5V tolerant input
24	SCLK	IN	Clock input of I <sup>2</sup> C input, 5V tolerant input
25	24MHz	OUT	24MHz output clock
	FS <sup>2</sup>	IN	Frequency select pin. Latched Input.
26	48MHz	OUT	48MHz output clock
	FS0 <sup>2</sup>	IN	Frequency select pin. Latched Input
27	VDD48	PWR	Power for 24 & 48MHz output buffers and fixed PLL core.
40	SDRAM_F	OUT	Free running SDRAM clock output. Not affected by CPU_STOP#
41	CPU_STOP# <sup>1</sup>	IN	This asynchronous input halts CPUCLK1, IOAPIC & SDRAM (0:11) at logic "0" level when driven low.
42	VDDLCPU	PWR	Supply for CPU clocks, either 2.5V or 3.3V nominal
43	CPUCLK1	OUT	CPU clock outputs, powered by VDDL2. Low if CPU_STOP#=Low
44	CPUCLK_F	OUT	Free running CPU clock. Not affected by the CPU_STOP#
46	REF1	OUT	14.318 MHz reference clock.
	FS2 <sup>2</sup>	IN	Frequency select pin. Latched Input
47	IOAPIC	OUT	IOAPIC clock output. 14.318 MHz Powered by VDDL1.
48	VDDLIOAPIC	PWR	Supply for IOAPIC, either 2.5 or 3.3V nominal

### Notes:

- 1: Internal Pull-up Resistor of 240K to 3.3V on indicated inputs
- 2: Bidirectional input/output pins, input logic levels are latched at internal power-on-reset. Use 10Kohm resistor to program logic Hi to VDD or GND for logic low.



## Mode Pin - Power Management Input Control

MODE, Pin 7 (Latched Input)	Pin 2
0	PCI_STOP# (Input)
1	REF0 (Output)

## Functionality

$V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDL} = 2.5V \pm 5\%$  TA=0 to 70°C  
 Crystal (X1, X2) = 14.31818MHz

FS4	FS3	FS2	FS1	FS0	CPU MHz	VCO MHz	PCI MHz
0	0	0	0	0	66.82	133.64	33.40
0	0	0	0	1	68.01	136.02	34.00
0	0	0	1	0	71.99	143.98	35.99
0	0	0	1	1	75.00	150.00	37.49
0	0	1	0	0	78.00	155.99	38.99
0	0	1	0	1	80.00	159.99	39.99
0	0	1	1	0	82.00	164.01	41.00
0	0	1	1	1	83.00	166.00	41.50
0	1	0	0	0	84.00	168.00	41.99
0	1	0	0	1	85.01	170.03	42.50
0	1	0	1	0	85.91	171.82	42.95
0	1	0	1	1	86.99	173.99	43.49
0	1	1	0	0	88.00	175.99	43.99
0	1	1	0	1	89.01	178.02	44.50
0	1	1	1	0	90.00	180.00	44.99
0	1	1	1	1	90.99	181.98	45.49
1	0	0	0	0	91.99	183.99	30.66
1	0	0	0	1	93.07	186.14	31.02
1	0	0	1	0	94.00	188.00	31.33
1	0	0	1	1	95.00	189.99	31.66
1	0	1	0	0	96.00	191.99	31.99
1	0	1	0	1	97.01	194.01	32.33
1	0	1	1	0	98.01	196.01	32.67
1	0	1	1	1	98.99	197.99	32.99
1	1	0	0	0	100.23	200.45	33.41
1	1	0	0	1	102.02	204.03	34.01
1	1	0	1	0	104.00	207.99	34.66
1	1	0	1	1	106.00	212.00	35.33
1	1	1	0	0	108.01	216.02	36.00
1	1	1	0	1	109.99	219.98	36.66
1	1	1	1	0	124.00	247.99	30.99
1	1	1	1	1	132.99	265.99	33.25



## General I<sup>2</sup>C serial interface information

The information in this section assumes familiarity with I<sup>2</sup>C programming. For more information, contact ICS for an I<sup>2</sup>C programming application note.

### How to Write:

- Controller (host) sends a start bit.
- Controller (host) sends the write address D2<sub>(H)</sub>
- ICS clock will **acknowledge**
- Controller (host) sends a dummy command code
- ICS clock will **acknowledge**
- Controller (host) sends a dummy byte count
- ICS clock will **acknowledge**
- Controller (host) starts sending first byte (Byte 0) through byte 5
- ICS clock will **acknowledge** each byte *one at a time*.
- Controller (host) sends a Stop bit

How to Write:	
Controller (Host)	ICS (Slave/Receiver)
Start Bit	
Address D2 <sub>(H)</sub>	
	<b>ACK</b>
Dummy Command Code	
	<b>ACK</b>
Dummy Byte Count	
	<b>ACK</b>
Byte 0	
	<b>ACK</b>
Byte 1	
	<b>ACK</b>
Byte 2	
	<b>ACK</b>
Byte 3	
	<b>ACK</b>
Byte 4	
	<b>ACK</b>
Byte 5	
	<b>ACK</b>
Stop Bit	

### How to Read:

- Controller (host) will send start bit.
- Controller (host) sends the read address D3<sub>(H)</sub>
- ICS clock will **acknowledge**
- ICS clock will send the **byte count**
- Controller (host) acknowledges
- ICS clock sends first byte (**Byte 0**) through **byte 5**
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a stop bit

How to Read:	
Controller (Host)	ICS (Slave/Receiver)
Start Bit	
Address D3 <sub>(H)</sub>	
	<b>ACK</b>
	<b>Byte Count</b>
ACK	
	<b>Byte 0</b>
ACK	
	<b>Byte 1</b>
ACK	
	<b>Byte 2</b>
ACK	
	<b>Byte 3</b>
ACK	
	<b>Byte 4</b>
ACK	
	<b>Byte 5</b>
ACK	
Stop Bit	

### Notes:

1. The ICS clock generator is a slave/receiver, I<sup>2</sup>C component. It can read back the data stored in the latches for verification. **Read-Back will support Intel PIIX4 "Block-Read" protocol.**
2. The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode)
3. The input is operating at 3.3V logic levels.
4. The data byte format is 8 bit bytes.
5. To simplify the clock generator I<sup>2</sup>C interface, the protocol is set to use only "**Block-Writes**" from the controller. The bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte has been transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those two bytes. The data is loaded until a Stop sequence is issued.
6. At power-on, all registers are set to a default condition, as shown.



## Serial Configuration Command Bitmap

Byte0: Functionality and Frequency Select Register (default = 0)

Bit	Description							PWD
Bit (2, 7:4)	Bit (2, 7:4)					CPUCLK MHz	PCICLK MHz	XXX Note 1
	0	0	0	0	0	66.82	33.40	
	0	0	0	0	1	68.01	34.00	
	0	0	0	1	0	71.99	35.99	
	0	0	0	1	1	75.00	37.49	
	0	0	1	0	0	78.00	38.99	
	0	0	1	0	1	80.00	39.99	
	0	0	1	1	0	82.00	41.00	
	0	0	1	1	1	83.00	41.50	
	0	1	0	0	0	84.00	41.99	
	0	1	0	0	1	85.01	42.50	
	0	1	0	1	0	85.91	42.95	
	0	1	0	1	1	86.99	43.49	
	0	1	1	0	0	88.00	43.99	
	0	1	1	0	1	89.01	44.50	
	0	1	1	1	0	90.00	44.99	
	0	1	1	1	1	90.99	45.49	
	1	0	0	0	0	91.99	30.66	
	1	0	0	0	1	93.07	31.02	
	1	0	0	1	0	94.00	31.33	
	1	0	0	1	1	95.00	31.66	
	1	0	1	0	0	96.00	31.99	
	1	0	1	0	1	97.01	32.33	
	1	0	1	1	0	98.01	32.67	
	1	0	1	1	1	98.99	32.99	
	1	1	0	0	0	100.23	33.41	
	1	1	0	0	1	102.02	34.01	
	1	1	0	1	0	104.00	34.66	
	1	1	0	1	1	106.00	35.33	
	1	1	1	0	0	108.01	36.00	
	1	1	1	0	1	109.99	36.66	
	1	1	1	1	0	124.00	30.99	
1	1	1	1	1	132.99	33.25		
Bit 3	0-Frequency is selected by hardware select, latched inputs 1-Frequency is selected by Bit 7:4,2							0
Bit 1	0- Normal 1- Spread spectrum enable							1
Bit 0	0- Running 1- Tristate all outputs							0

Note 1: Default at power-up will be for latched logic inputs to define frequency, as displayed by Bit 3.

# ICS9248-90



## Byte 1: CPU, Active/Inactive Register (1 = enable, 0 = disable)

Bit	Pin #	PWD	Description
Bit 7	-	X	Latched FS2#
Bit 6	-	X	Latched FS4#
Bit 5	-	1	(Reserved)
Bit 4	-	1	(Reserved)
Bit 3	40	1	SDRAM12 (Act/Inact)
Bit 2	-	1	(Reserved)
Bit 1	43	1	CPUCLK1 (Act/Inact)
Bit 0	44	1	CPUCLK_F (Act/Inact)

## Byte 2: PCI Active/Inactive Register (1 = enable, 0 = disable)

Bit	Pin #	PWD	Description
Bit 7	-	1	(Reserved)
Bit 6	7	1	PCICLK_F (Act/Inact)
Bit 5	-	1	(Reserved)
Bit 4	14	1	PCICLK4 (Act/Inact)
Bit 3	12	1	PCICLK3 (Act/Inact)
Bit 2	11	1	PCICLK2 (Act/Inact)
Bit 1	10	1	PCICLK1 (Act/Inact)
Bit 0	8	1	PCICLK0 (Act/Inact)

## Byte 3: SDRAM Active/Inactive Register (1 = enable, 0 = disable)

Bit	Pin #	PWD	Description
Bit 7	-	X	MODE#
Bit 6	-	X	Latched FS0#
Bit 5	26	1	48MHz (Act/Inact)
Bit 4	25	1	24 MHz (Act/Inact)
Bit 3	-	1	(Reserved)
Bit 2	21,20,18,17	1	SDRAM (8:11) (Active/Inactive)
Bit 1	32,31,29,28	1	SDRAM (4:7) (Active/Inactive)
Bit 0	38,37,35,34	1	SDRAM (0:3) (Active/Inactive)

### Notes:

1. Inactive means outputs are held LOW and are disabled from switching.
2. Latched Frequency Selects (FS#) will be inverted logic load of the input frequency select pin conditions.



**Byte 4: Reserved Active/Inactive Register (1 = enable, 0 = disable)**

Bit	Pin #	PWD	Description
Bit 7	-	1	(Reserved)
Bit 6	-	1	(Reserved)
Bit 5	-	1	(Reserved)
Bit 4	-	1	(Reserved)
Bit 3	-	X	Latched FS1#
Bit 2	-	1	(Reserved)
Bit 1	-	X	Latched FS3#
Bit 0	-	1	(Reserved)

**Byte 5: Peripheral Active/Inactive Register (1 = enable, 0 = disable)**

Bit	Pin #	PWD	Description
Bit 7	-	1	(Reserved)
Bit 6	-	1	(Reserved)
Bit 5	-	1	(Reserved)
Bit 4	47	1	IOAPIC0 (Act/Inact)
Bit 3	-	1	(Reserved)
Bit 2	-	1	(Reserved)
Bit 1	46	1	REF1 (Act/Inact)
Bit 0	2	1	REF0 (Act/Inact)


**Notes:**

1. Inactive means outputs are held LOW and are disabled from switching.
2. Latched Frequency Selects (FS#) will be inverted logic load of the input frequency select pin conditions.



## CPU\_STOP# Timing Diagram

CPU\_STOP# is an asynchronous input to the clock synthesizer. It is used to turn off the CPU clocks for low power operation. CPU\_STOP# is synchronized by the ICS9248-90. The minimum that the CPU clock is enabled (CPU\_STOP# high pulse) is 100 CPU clocks. All other clocks will continue to run while the CPU clocks are disabled. The CPU clocks will always be stopped in a low state and start in such a manner that guarantees the high pulse width is a full pulse. CPU clock on latency is less than 4 CPU clocks and CPU clock off latency is less than 4 CPU clocks.



### Notes:


1. All timing is referenced to the internal CPU clock.
2. CPU\_STOP# is an asynchronous input and metastable conditions may exist. This signal is synchronized to the CPU clocks inside the ICS9248-90.
3. IOAPIC output is Stopped Glitch Free by CPU\_STOP# going low.
4. SDRAM-F output is controlled by Buffer in signal, not affected by the ICS9248-90 CPU\_STOP# signal. SDRAM (0:11) are controlled as shown.
5. All other clocks continue to run undisturbed.





## PCI\_STOP# Timing Diagram

PCI\_STOP# is an asynchronous input to the ICS9248-90. It is used to turn off the PCICLK (0:4) clocks for low power operation. PCI\_STOP# is synchronized by the ICS9248-90 internally. The minimum that the PCICLK (0:4) clocks are enabled (PCI\_STOP# high pulse) is at least 10 PCICLK (0:4) clocks. PCICLK (0:4) clocks are stopped in a low state and started with a full high pulse width guaranteed. PCICLK (0:4) clock on latency cycles are only one rising PCICLK clock off latency is one PCICLK clock.



### Notes:

1. All timing is referenced to the Internal CPUCLK (defined as inside the ICS9248 device.)
2. PCI\_STOP# is an asynchronous input, and metastable conditions may exist. This signal is required to be synchronized inside the ICS9248.
3. All other clocks continue to run undisturbed.
4. CPU\_STOP# is shown in a high (true) state.




## Shared Pin Operation - Input/Output Pins

Pins 7,25,26,46 on the **ICS9248-90** serve as dual signal functions to the device. During initial power-up, they act as input pins. The logic level (voltage) that is present on these pins at this time is read and stored into a 4-bit internal data latch. At the end of Power-On reset, (see AC characteristics for timing values), the device changes the mode of operations for these pins to an output function. In this mode the pins produce the specified buffered clocks to external loads.

These figures illustrate the optimal PCB physical layout options. These configuration resistors are of such a large ohmic value that they do not effect the low impedance clock signals. The layouts have been optimized to provide as little impedance transition to the clock signal as possible, as it passes through the programming resistor pad(s).

To program (load) the internal configuration register for these pins, a resistor is connected to either the VDD (logic 1) power supply or the GND (logic 0) voltage potential. A 10 Kiloohm(10K) resistor is used to provide both the solid CMOS programming voltage needed during the power-up programming period and to provide an insignificant load on the output clock during the subsequent operating period.

Figs. 1 and 2 show the recommended means of implementing this function. In Fig. 1 either one of the resistors is loaded onto the board (selective stuffing) to configure the device's internal logic. Figs. 2a and b provide a single resistor loading option where either solder spot tabs or a physical jumper header may be used.



**Fig. 1**




Fig. 2a




Fig. 2b



## Absolute Maximum Ratings

Supply Voltage	7.0 V
Logic Inputs	GND -0.5 V to $V_{DD} + 0.5$ V
Ambient Operating Temperature	0°C to +70°C
Case Temperature	115°C
Storage Temperature	-65°C to +150°C

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

## Electrical Characteristics - Input/Supply/Common Output Parameters

$T_A = 0 - 70^\circ\text{C}$ ; Supply Voltage  $V_{DD}, V_{DDL} = 3.3\text{ V} \pm 5\%$  (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input High Voltage	$V_{IH}$		2		$V_{DD} + 0.3$	V
Input Low Voltage	$V_{IL}$		$V_{SS} - 0.3$		0.8	V
Input High Current	$I_{IH}$	$V_{IN} = V_{DD}$		0.1	5	$\mu\text{A}$
Input Low Current	$I_{IL1}$	$V_{IN} = 0$ V; Inputs with no pull-up resistors	-5	2.0		$\mu\text{A}$
Input Low Current	$I_{IL2}$	$V_{IN} = 0$ V; Inputs with pull-up resistors	-200	-100		$\mu\text{A}$
Operating Supply Current	$I_{DD3.3OP66}$	$C_L = 0$ pF; Select @ 66MHz		87	170	mA
	$I_{DD3.3OP100}$	$C_L = 0$ pF; Select @ 100MHz		120		
	$I_{DD3.3OP124}$	$C_L = 0$ pF; Select @ 124MHz		144	180	mA
	$I_{DD3.3OP133}$	$C_L = 0$ pF; Select @ 133MHz		149		
Input frequency	$F_I$	$V_{DD} = 3.3$ V	12	14.318	16	MHz
Input Capacitance <sup>1</sup>	$C_{IN}$	Logic Inputs			5	pF
	$C_{INX}$	X1 & X2 pins	27	36	45	pF
Clk Stabilization <sup>1</sup>	$T_{STAB}$	From $V_{DD} = 3.3$ V to 1% target Freq.			3	ms

<sup>1</sup>Guaranteed by design, not 100% tested in production.

## Electrical Characteristics - Input/Supply/Common Output Parameters

$T_A = 0 - 70^\circ\text{C}$ ; Supply Voltage  $V_{DD} = 3.3\text{ V} \pm 5\%$ ,  $V_{DDL} = 2.5\text{ V} \pm 5\%$  (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Supply Current	$I_{DD2.5OP66}$	$C_L = 0$ pF; Select @ 66.8 MHz		7	30	mA
	$I_{DD2.5OP100}$	$C_L = 0$ pF; Select @ 100 MHz		10	30	
	$I_{DD2.5OP124}$	$C_L = 0$ pF; Select @ 124 MHz		11	30	
	$I_{DD2.5OP133}$	$C_L = 0$ pF; Select @ 133 MHz		14	30	
Skew <sup>1</sup>	t <sub>CPU-PCI</sub>	$V_T = 1.5$ V; $V_{TL} = 1.25$ V	1.5	2.7	4	ns

<sup>1</sup>Guaranteed by design, not 100% tested in production.



### Electrical Characteristics - CPUCLK

T<sub>A</sub> = 0 - 70° C; V<sub>DD</sub> = 3.3 V +/-5%, V<sub>DDL</sub> = 2.5 V +/-5%; C<sub>L</sub> = 20 pF (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	V <sub>OH2B</sub>	I <sub>OH</sub> = -12.0 mA	2	2.3		V
Output Low Voltage	V <sub>OL2B</sub>	I <sub>OL</sub> = 12 mA		0.31	0.4	V
Output High Current	I <sub>OH2B</sub>	V <sub>OH</sub> = 1.7 V		-36	-19	mA
Output Low Current	I <sub>OL2B</sub>	V <sub>OL</sub> = 0.7 V	19	26		mA
Rise Time	t <sub>r2B</sub> <sup>1</sup>	V <sub>OL</sub> = 0.4 V, V <sub>OH</sub> = 2.0 V		1.1	1.6	ns
Fall Time	t <sub>f2B</sub> <sup>1</sup>	V <sub>OH</sub> = 2.0 V, V <sub>OL</sub> = 0.4 V		1.1	1.6	ns
Duty Cycle	d <sub>t2B</sub> <sup>1</sup>	V <sub>T</sub> = 1.25 V, Freq. < 124 MHz	45	49	55	%
		V <sub>T</sub> = 1.25 V, Freq. >= 124 MHz	40	47	52	%
Skew	t <sub>sk2B</sub> <sup>1</sup>	V <sub>T</sub> = 1.25 V		115	175	ps
Jitter, One Sigma	t <sub>j1σ2B</sub> <sup>1</sup>	V <sub>T</sub> = 1.25 V		36	150	ps
Jitter, Absolute	t <sub>jabs2B</sub> <sup>1</sup>	V <sub>T</sub> = 1.25 V	-250	130	+250	ps
Jitter, Cycle-to-cycle	t <sub>jcyccyc2B</sub> <sup>1</sup>	V <sub>T</sub> = 1.25 V		140	250	ps

<sup>1</sup>Guaranteed by design, not 100% tested in production.

### Electrical Characteristics - SDRAM

T<sub>A</sub> = 0 - 70° C; V<sub>DD</sub> = 3.3 V +/-5%, V<sub>DDL</sub> = 2.5 V +/-5%; C<sub>L</sub> = 30 pF (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	V <sub>OH3</sub>	I <sub>OH</sub> = -25 mA	2.4	2.85		V
Output Low Voltage	V <sub>OL3</sub>	I <sub>OL</sub> = 20 mA		0.35	0.4	V
Output High Current	I <sub>OH3</sub>	V <sub>OH</sub> = 2.0 V		-60	-40	mA
Output Low Current	I <sub>OL3</sub>	V <sub>OL</sub> = 0.8 V	41	44		mA
Rise Time	T <sub>r3</sub> <sup>1</sup>	V <sub>OL</sub> = 0.4 V, V <sub>OH</sub> = 2.4 V		1.5	2.4	ns
Fall Time	T <sub>f3</sub> <sup>1</sup>	V <sub>OH</sub> = 2.4 V, V <sub>OL</sub> = 0.4 V		1.6	2.2	ns
Duty Cycle	D <sub>t3</sub> <sup>1</sup>	V <sub>T</sub> = 1.5 V	45	51	55	%
Skew <sup>1</sup>	T <sub>sk1</sub>	V <sub>T</sub> = 1.5 V		220	500	ps
Propagation Delay	T <sub>prop</sub>	V <sub>T</sub> = 1.5 V		2.8	4	ns

<sup>1</sup>Guaranteed by design, not 100% tested in production.



## Electrical Characteristics - PCICLK

$T_A = 0 - 70^\circ \text{C}$ ;  $V_{DD} = 3.3 \text{ V} \pm 5\%$ ,  $V_{DDL} = 2.5 \text{ V} \pm 5\%$ ;  $C_L = 30 \text{ pF}$  (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	$V_{OH1}$	$I_{OH} = -11 \text{ mA}$	2.4	3.1		V
Output Low Voltage	$V_{OL1}$	$I_{OL} = 9.4 \text{ mA}$		0.17	0.4	V
Output High Current	$I_{OH1}$	$V_{OH} = 2.0 \text{ V}$		-60	-22	mA
Output Low Current	$I_{OL1}$	$V_{OL} = 0.8 \text{ V}$	25	44		mA
Rise Time <sup>1</sup>	$t_{r1}$	$V_{OL} = 0.4 \text{ V}$ , $V_{OH} = 2.4 \text{ V}$		1.87	2.6	ns
Fall Time <sup>1</sup>	$t_{f1}$	$V_{OH} = 2.4 \text{ V}$ , $V_{OL} = 0.4 \text{ V}$		1.5	2.3	ns
Duty Cycle <sup>1</sup>	$d_{t1}$	$V_T = 1.5 \text{ V}$	45	49	55	%
Skew <sup>1</sup>	$t_{sk1}$	$V_T = 1.5 \text{ V}$		124	500	ps
Jitter, One Sigma <sup>1</sup>	$t_{j1\sigma1}$	$V_T = 1.5 \text{ V}$		70	150	ps
Jitter, Absolute <sup>1</sup>	$t_{jabs1}$	$V_T = 1.5 \text{ V}$	-500	160	500	ps
Jitter, Cycle-to-cycle <sup>1</sup>	$t_{j\text{cyc-cyc}1}$	$V_T = 1.5 \text{ V}$		130	400	ps

<sup>1</sup>Guaranteed by design, not 100% tested in production.

## Electrical Characteristics - IOAPIC

$T_A = 0 - 70^\circ \text{C}$ ;  $V_{DD} = 3.3 \text{ V} \pm 5\%$ ,  $V_{DDL} = 2.5 \text{ V} \pm 5\%$ ;  $C_L = 20 \text{ pF}$  (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	$V_{OH4B}$	$I_{OH} = -8 \text{ mA}$	2	2.3		V
Output Low Voltage	$V_{OL4B}$	$I_{OL} = 12 \text{ mA}$		0.31	0.4	V
Output High Current	$I_{OH4B}$	$V_{OH} = 1.7 \text{ V}$		-25	-15	mA
Output Low Current	$I_{OL4B}$	$V_{OL} = 0.7 \text{ V}$	19	27		mA
Rise Time <sup>1</sup>	$T_{r4B}$	$V_{OL} = 0.4 \text{ V}$ , $V_{OH} = 2.0 \text{ V}$		1.4	2.2	ns
Fall Time <sup>1</sup>	$T_{f4B}$	$V_{OH} = 2.0 \text{ V}$ , $V_{OL} = 0.4 \text{ V}$		1.3	2	ns
Duty Cycle <sup>1</sup>	$D_{t4B}$	$V_T = 1.25 \text{ V}$	45	52	55	%
Jitter, One Sigma <sup>1</sup>	$T_{j1\sigma4B}$	$V_T = 1.25 \text{ V}$		175	350	ps
Jitter, Absolute <sup>1</sup>	$T_{jabs4B}$	$V_T = 1.25 \text{ V}$	-800	395	800	ps
Jitter, Cycle-to-cycle <sup>1</sup>	$t_{j\text{cyc-cyc}4B}$	$V_T = 1.25 \text{ V}$		475	800	ps

<sup>1</sup>Guaranteed by design, not 100% tested in production.



### Electrical Characteristics - REF1:0

$T_A = 0 - 70^\circ\text{C}$ ;  $V_{DD} = 3.3\text{ V} \pm 5\%$ ,  $V_{DDL} = 2.5\text{ V} \pm 5\%$ ;  $C_L = 20\text{ pF}$  (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	$V_{OH5}$	$I_{OH} = -12\text{ mA}$	2.4	2.9		V
Output Low Voltage	$V_{OL5}$	$I_{OL} = 10\text{ mA}$		0.33	0.4	V
Output High Current	$I_{OH5}$	$V_{OH} = 2.0\text{ V}$		-30	-22	mA
Output Low Current	$I_{OL5}$	$V_{OL} = 0.8\text{ V}$	16	23		mA
Rise Time <sup>1</sup>	$t_{r5}$	$V_{OL} = 0.4\text{ V}$ , $V_{OH} = 2.4\text{ V}$		2.1	4	ns
Fall Time <sup>1</sup>	$t_{f5}$	$V_{OH} = 2.4\text{ V}$ , $V_{OL} = 0.4\text{ V}$		2.1	4	ns
Duty Cycle <sup>1</sup>	$d_{t5}$	$V_T = 1.5\text{ V}$	45	52	55	%
Jitter, One Sigma <sup>1</sup>	$t_{j1\sigma5}$	$V_T = 1.5\text{ V}$		200	400	ps
Jitter, Absolute <sup>1</sup>	$t_{jabs5}$	$V_T = 1.5\text{ V}$	-800	520	800	ps
Jitter, Cycle-to-cycle <sup>1</sup>	$t_{j\text{cyc-cyc}5}$	$V_T = 1.5\text{ V}$		790	1300	ps

<sup>1</sup>Guaranteed by design, not 100% tested in production.

### Electrical Characteristics - 24MHz, 48MHz

$T_A = 0 - 70^\circ\text{C}$ ;  $V_{DD} = 3.3\text{ V} \pm 5\%$ ,  $V_{DDL} = 2.5\text{ V} \pm 5\%$ ;  $C_L = 20\text{ pF}$  (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output High Voltage	$V_{OH5}$	$I_{OH} = -12\text{ mA}$	2.4	2.9		V
Output Low Voltage	$V_{OL5}$	$I_{OL} = 12\text{ mA}$		0.3	0.4	V
Output High Current	$I_{OH5}$	$V_{OH} = 2.0\text{ V}$		-34	-22	mA
Output Low Current	$I_{OL5}$	$V_{OL} = 0.8\text{ V}$	16	30		mA
Rise Time <sup>1</sup>	$t_{r5}$	$V_{OL} = 0.4\text{ V}$ , $V_{OH} = 2.4\text{ V}$		1.6	4	ns
Fall Time <sup>1</sup>	$t_{f5}$	$V_{OH} = 2.4\text{ V}$ , $V_{OL} = 0.4\text{ V}$		1.7	4	ns
Duty Cycle <sup>1</sup>	$d_{t5}$	$V_T = 1.5\text{ V}$	45	51.6	55	%
Jitter, One Sigma <sup>1</sup>	$t_{j1\sigma5}$	$V_T = 1.5\text{ V}$		100	400	ps
Jitter, Absolute <sup>1</sup>	$t_{jabs5}$	$V_T = 1.5\text{ V}$	-800	250	800	ps
Jitter, Cycle-to-cycle <sup>1</sup>	$t_{j\text{cyc-cyc}5}$	$V_T = 1.5\text{ V}$		345	1000	ps

<sup>1</sup>Guaranteed by design, not 100% tested in production.

# ICS9248-90



## General Layout Precautions:

- 1) Use a ground plane on the top layer of the PCB in all areas not used by traces.
- 2) Make all power traces and vias as wide as possible to lower inductance.

## Notes:


- 1 All clock outputs should have series terminating resistor. Not shown in all places to improve readability of diagram
- 2 Optional EMI capacitor should be used on all CPU, SDRAM, and PCI outputs.
- 3 Optional crystal load capacitors are recommended.

## Capacitor Values:

C1, C2 : Crystal load values determined by user


C3 : 100pF ceramic

All unmarked capacitors are 0.01 $\mu$ F ceramic



- = Ground Plane Connection
- = Power Plane Connection
- = Solder Pads





SYMBOL	COMMON DIMENSIONS			VARIATIONS	D			N
	MIN.	NOM.	MAX.		MIN.	NOM.	MAX.	
A	.095	.102	.110	AC	.620	.625	.630	48
A1	.008	.012	.016					
A2	.087	.090	.094					
B	.008	-	.0135					
C	.005	-	.0085					
D	See Variations							
E	.291	.295	.299					
e	0.025 BSC							
H	.395	-	.420					
h	.010	.013	.016					
L	.020	-	.040					
N	See Variations							
∞	0°	-	8°					

48 Pin 300 mil SSOP Package

Ordering Information

ICS9248yF-90

Example:

ICS XXXX y F - PPP

