# HYI25DC256160CE HYI25DC256800CE

256 Mbit Double-Data-Rate SDRAM DDR SDRAM RoHS Compliant



**Q**imonda



Revision History: Rev. 1.00, 2006-09					
All Adapted internet edition					
All	First data sheet				

### **We Listen to Your Comments**

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document.

Please send your proposal (including a reference to this document) to:

techdoc@qimonda.com



# 1 Overview

This chapter lists all main features of the product family HYI25DC256[16/80]0CE and the ordering information.

## 1.1 Features

- · Double data rate architecture: two data transfers per clock cycle
- Industrial operating temperature range: -40°C to +85°C
- · Bidirectional data strobe (DQS) is transmitted and received with data, to be used in capturing data at the receiver
- · DQS is edge-aligned with data for reads and is center-aligned with data for writes
- Differential clock inputs (CK and CK)
- Four internal banks for concurrent operation
- · Data mask (DM) for write data
- · DLL aligns DQ and DQS transitions with CK transitions
- Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS
- · Burst Lengths: 2, 4, or 8
- CAS Latency: 2, 2.5, 3
- · Auto Precharge option for each burst access
- · Auto Refresh and Self Refresh Modes
- RAS-lockout supported  $t_{\mathsf{RAP}} = t_{\mathsf{RCD}}$
- 7.8 μs Maximum Average Periodic Refresh Interval
- 2.5 V (SSTL\_2 compatible) I/O
- $V_{\rm DDQ}$  = 2.6 V ± 0.1 V
- $V_{\rm DD}^{--}$  = 2.6 V ± 0.1 V
- PG-TSOPII-66 package
- · Lead- and halogene-free = green product

					BLE 1 ormance
Part Number Speed Code		<b>-</b> 5	-6	Unit	
Speed Grade	Component		DDR400B	DDR333B	_
Max. Clock Frequency	@CL3	$f_{\text{CK3}}$	200	166	MHz
	@CL2.5	$f_{\mathrm{CK2.5}}$	166	166	MHz
	@CL2	$f_{\mathrm{CK2}}$	133	133	MHz

Rev. 1.00, 2006-09 03292006-O26P-394X



# 1.2 Description

The 256 Mbit Double-Data-Rate SDRAM is a high-speed CMOS, dynamic random-access memory containing 268,435,456 bits. It is internally configured as a quad-bank DRAM

The 256 Mbit Double-Data-Rate SDRAM uses a double-data-rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 2n prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the 256 Mbit Double-Data-Rate SDRAM effectively consists of a single 2n-bit wide, one clock cycle data transfer at the internal DRAM core and two corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins.

A bidirectional data strobe (DQS) is transmitted externally, along with data, for use in data capture at the receiver. DQS is a strobe transmitted by the DDR SDRAM during Reads and by the memory controller during Writes. DQS is edge-aligned with data for Reads and center-aligned with data for Writes.

The 256 Mbit Double-Data-Rate SDRAM operates from a differential clock (CK and  $\overline{CK}$ ; the crossing of CK going HIGH and  $\overline{CK}$  going LOW is referred to as the positive edge of CK). Commands (address and control signals) are registered at every positive edge of CK. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS, as well as to both edges of CK.Read and write

accesses to the DDR SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an Active command, which is then followed by a Read or Write command. The address bits registered coincident with the Active command are used to select the bank and row to be accessed. The address bits registered coincident with the Read or Write command are used to select the bank and the starting column location for the burst access.

The DDR SDRAM provides for programmable Read or Write burst lengths of 2, 4 or 8 locations. An Auto Precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access. As with standard SDRAMs, the pipelined, multibank architecture of DDR SDRAMs allows for concurrent operation, thereby providing high effective bandwidth by hiding row precharge and activation time.

An auto refresh mode is provided along with a power-saving power-down mode. All inputs are compatible with the Industry Standard for SSTL\_2. All outputs are SSTL\_2, Class II compatible.

Note: The functionality described and the timing specifications included in this data sheet are for the DLL Enabled mode of operation.

# TABLE 2

Ordering Information for RoHS Compliant Processing										
Product Type	Org.	CAS-RCD-RP Latencies	Clock (MHz)	CAS-RCD-RP Latencies	Clock (MHz)	Speed	Package	Note <sup>1)2)</sup>		
HYI25DC256800CE-5	×8	3-3-3	200	2.5-3-3	166	DDR400B	PG-TSOPII-66			
HYI25DC256160CE-5	×16									
HYI25DC256800CE-6	×8	2.5-3-3	166	2-3-3	133	DDR333B	green			
HYI25DC256160CE-6	×16						Product			

1) HYI: designator for memory components

25D: DDR SDRAMs at  $V_{\rm DDQ}$  = 2.5 V

256: 256-Mbit density

160/800: Product variations  $\times$ 16 and  $\times$ 8

- C: Die revision CE: Package type TSOP (Lead & Halogene free)
- 2) RoHS Compliant Product: Restriction of the use of certain hazardous substances (RoHS) in electrical and electronic equipment as defined in the directive 2002/95/EC issued by the European Parliament and of the Council of 27 January 2003. These substances include mercury, lead, cadmium, hexavalent chromium, polybrominated biphenyls and polybrominated biphenyl ethers..



# 2 Pin Configuration

The pin configuration of a DDR SDRAM is listed by function in **Table 3** (60 pins). The abbreviations used in the Pin#/Buffer# column are explained in **Table 4** and **Table 5** respectively.

				TABLE 3
				Pin Configuration of DDR SDRAM
Ball#/Pin#	Name	Pin Type	Buffer Type	Function
Clock Signal	s			
45	CK	I	SSTL	Clock Signal
46	CK	I	SSTL	Complementary Clock Signal
44	CKE	I	SSTL	Clock Enable
Control Sign	als			
23	RAS	I	SSTL	Row Address Strobe
22	CAS	I	SSTL	Column Address Strobe
21	WE	I	SSTL	Write Enable
24	CS	I	SSTL	Chip Select
Address Sigr	nals			
26	BA0	I	SSTL	Bank Address Bus 2:0
27	BA1	I	SSTL	
29	A0	I	SSTL	Address Bus 11:0
30	A1	I	SSTL	
31	A2	I	SSTL	
32	A3	I	SSTL	
35	A4	I	SSTL	
36	A5	I	SSTL	
37	A6	I	SSTL	
38	A7	I	SSTL	
39	A8	I	SSTL	
40	A9	I	SSTL	
28	A10	I	SSTL	
	AP	I	SSTL	
41	A11	I	SSTL	
42	A12	I	SSTL	
17	NC	NC	_	Address Signal 13
				Note: 512 Mbit or smaller dies



Ball#/Pin#	Name	Pin Type	Buffer Type	Function
Data Signals	I			
2	DQ0	I/O	SSTL	Data Signal 15:0
4	DQ1	I/O	SSTL	
5	DQ2	I/O	SSTL	
7	DQ3	I/O	SSTL	
8	DQ4	I/O	SSTL	
10	DQ5	I/O	SSTL	
11	DQ6	I/O	SSTL	
13	DQ7	I/O	SSTL	
54	DQ8	I/O	SSTL	
56	DQ9	I/O	SSTL	
57	DQ10	I/O	SSTL	
59	DQ11	I/O	SSTL	
60	DQ12	I/O	SSTL	
62	DQ13	I/O	SSTL	
63	DQ14	I/O	SSTL	
65	DQ15	I/O	SSTL	
Data Strobe		•		
51	UDQS	I/O	SSTL	Data Strobe
16	LDQS	I/O	SSTL	
Data Mask		•		
47	UDM	I	SSTL	Data Mask
20	LDM	I	SSTL	
Power Supplies	•			
49	$V_{REF}$	Al	_	I/O Reference Voltage
3, 9, 15, 55, 61	$V_{DDQ}$	PWR	_	I/O Driver Power Supply
1, 18, 33	$V_{DD}$	PWR	_	Power Supply
6, 12, 52, 58, 64	$V_{\mathrm{SSQ}}$	PWR	_	Power Supply Ground for DQs
34, 48, 66,	$V_{\rm SS}$	PWR		Power Supply Ground
Not Connected				
14,17,19, 25, 42, 43, 50, 53	NC	NC		Not connected



# **TABLE 4**

## **Abbreviations for Pin Type**

	Abbreviations for fill Type
Abbreviation	Description
I	Standard input-only pin. Digital levels.
0	Output. Digital levels.
I/O	I/O is a bidirectional input/output signal.
Al	Input. Analog levels.
PWR	Power
GND	Ground
NC	Not Connected

# **TABLE 5**

#### Abbreviations for Buffer Type

	Abbreviations for Buffer Type
Abbreviation	Description
SSTL	Serial Stub Terminated Logic (SSTL2)
LV-CMOS	Low Voltage CMOS
CMOS	CMOS Levels
OD	Open Drain. The corresponding pin has 2 operational states, active low and tristate, and allows multiple devices to share as a wire-OR.



#### FIGURE 1 Pin Configuration P-TSOPII-66-1 x 4 x 8 x 16 $V_{\rm DD}$ $V_{\rm DD}$ $V_{\rm DD}$ 10 66 $V_{\rm SS}$ $V_{\rm ss}$ $V_{\rm SS}$ N.C. DQ0 DQ0 2 65 DQ15 DQ7 N.C. 3 64 $V_{\rm SSQ}$ $V_{\rm SSQ}$ $V_{\rm DDQ}$ $V_{\rm DDQ}$ $V_{\rm DDQ}$ $V_{\rm ssq}$ N.C. N.C. DQ1 4 63 DQ14 N.C. N.C. DQ0 DQ1 DQ2 5 62 DQ13 DQ6 DQ3 6 61 $V_{\rm ssq}$ $V_{\rm ssq}$ $V_{\rm ssq}$ $V_{\rm DDQ}$ $V_{\rm DDQ}$ $V_{\rm DDQ}$ N.C. DQ3 7 N.C. 60 DQ12 N.C. N.C. N.C. DQ2 DQ4 DQ11 DQ5 N.C. 8 59 $V_{\rm SSQ}$ $V_{\rm DDQ}$ $V_{\rm DDQ}$ 9 $V_{\rm SSQ}$ 58 $V_{\rm DDQ}$ $V_{\rm ssq}$ N.C. N.C. DQ5 10 57 DQ10 N.C. N.C. DQ1 DQ3 DQ6 DQ9 DQ4 DQ2 11 56 $V_{\rm SSQ}$ $V_{\rm SSQ}$ $V_{\rm DDQ}$ $V_{\rm DDQ}$ $V_{\rm DDQ}$ $V_{\rm ssq}$ 12 55 N.C. N.C. DQ7 13 54 DQ8 N.C. N.C. N.C. N.C. N.C. 53 N.C. N.C. N.C. 14 15 52 $V_{\rm SSQ}$ $V_{\rm SSQ}$ $V_{\rm SSQ}$ $V_{\text{DDQ}}$ $V_{\rm DDQ}$ $V_{\text{DDQ}}$ N.C. N.C. **LDQS** 16 51 **UDQS** DQS DQS N.C.,A13 N.C.,A13 N.C.,A13 17 50 N.C. N.C. N.C. $V_{\rm DD}$ 18 49 $V_{\rm DD}$ $V_{\rm DD}$ $V_{\mathsf{REF}}$ $V_{\mathsf{REF}}$ $V_{\mathsf{REF}}$ N.C. N.C. 19 48 N.C. $V_{\rm ss}$ $V_{\rm SS}$ $V_{\rm SS}$ N.C. N.C. LDM 20 47 UDM DM DM WE WE WE ☐ 21 $\overline{\mathsf{CK}}$ $\overline{\mathsf{CK}}$ $\overline{\mathsf{CK}}$ 46 CAS CAS CAS 22 45 CK CK CK RAS RAS RAS 23 44 CKE CKE CKE CS0 CS0 CS<sub>0</sub> 24 43 N.C. N.C. N.C. N.C. **25** 42 N.C.,A12 N.C.,A12 N.C.,A12 N.C. N.C. BA0 BA0 26 41 BA0 A11 A11 A11 ☐ 27 BA1 BA1 BA1 40 Α9 Α9 Α9 A10/AP A10/AP A10/AP 28 39 **A8 8**A **A8** Α0 A0 29 38 Α7 Α7 Α7 A0 Α1 Α1 Α1 30 37 A6 A6 A6 31 36 A2 A2 A2 **A5** Α5 Α5 А3 А3 А3 32 35 A4 A4 A4 33 34 $V_{\rm DD}$ $V_{\rm DD}$ $V_{\rm DD}$ $V_{\rm SS}$ $V_{\rm SS}$ $V_{\rm SS}$ MPPD0072



# 3 Functional Description

The 256 Mbit Double-Data-Rate SDRAM is a high-speed CMOS, dynamic random-access memory containing 268,435,456 bits. The 256 Mbit Double-Data-Rate SDRAM is internally configured as a quad-bank DRAM.

The 256 Mbit Double-Data-Rate SDRAM uses a double-data-rate architecture to achieve high-speed operation. The double-data-rate architecture is essentially a 2n prefetch architecture, with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the 256 Mbit Double-Data-Rate SDRAM consists of a single 2n-bit wide, one clock cycle data transfer at the internal DRAM core and two corresponding n-bit wide, one-half clock cycle data transfers at the I/O pins.

Read and write accesses to the DDR SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an Active command, which is then followed by a Read or Write command. The address bits registered coincident with the Active command are used to select the bank and row to be accessed. The address bits registered coincident with the Read or Write command are used to select the starting column location for the burst access.

Prior to normal operation, the DDR SDRAM must be initialized. The following sections provide detailed information covering device initialization, register definition, command descriptions and device operation.



	BA1	BA0	A12	A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
	0	0	OPERATING MODE							CL		ВТ		BL	I
l					l .	<u> </u>		<u> </u>						<u> </u>	<u>I</u> ИРВD2090

# TABLE 6

			Mode Register Definition
Field	Bits	Type <sup>1)</sup>	Description
BL	[2:0]	W	Burst Length Number of sequential bits per DQ related to one read/write command.  Note: All other bit combinations are RESERVED.
			001 <sub>B</sub> <b>2</b> 010 <sub>B</sub> <b>4</b> 011 <sub>B</sub> <b>8</b>
ВТ	3		Burst Type See Table 7 for internal address sequence of low order address bits. 0 Sequential 1 Interleaved
CL	[6:4]		CAS Latency Number of full clocks from read command to first data valid window.  Note: All other bit combinations are RESERVED.
			010 <sub>B</sub> <b>2</b> 011 <sub>B</sub> <b>3</b> 110 <sub>B</sub> <b>2.5</b> 101 <sub>B</sub> <b>1.5</b> Note: CL = 1.5 for DDR200 components only
MODE	[12:7]		Operating Mode  Note: All other bit combinations are RESERVED.
			000000 Normal Operation without DLL Reset 000010 Normal Operation with DLL Reset

<sup>1)</sup> W = write only register bit




# TABLE 7

#### **Burst Definition**

Downt Law 11	04:	tion of Oak	A al al	0.4	Durst Delimitor				
Burst Length				Order of	Accesses Within a Burst				
	A2	A1	Α0	Type = Sequential	Type = Interleaved				
2			0	0-1	0-1				
			1	1-0	1-0				
4		0	0	0-1-2-3	0-1-2-3				
		0	1	1-2-3-0	1-0-3-2				
		1	0	2-3-0-1	2-3-0-1				
		1	1	3-0-1-2	3-2-1-0				
8	0	0	0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7				
	0	0	1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6				
	0	1	0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5				
	0	1	1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4				
	1	0	0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3				
	1	0	1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2				
	1	1	0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1				
	1	1	1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0				

#### **Notes**

- 1. For a burst length of two, A1-Ai selects the two-data-element block; A0 selects the first access within the block.
- 2. For a burst length of four, A2-Ai selects the four-data-element block; A0-A1 selects the first access within the block.
- 3. For a burst length of eight, A3-Ai selects the eight-data- element block; A0-A2 selects the first access within the block.
- 4. Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block.



### **TABLE 8**

# Extended Mode Registe

			Extended Mode Register
Field	Bits	Type <sup>1)</sup>	Description
DLL	0	W	DLL Status 0 <sub>B</sub> Enabled 1 <sub>B</sub> Disabled
DS	1		Drive Strength 0 <sub>B</sub> Normal 1 <sub>B</sub> Weak
MODE	[11:2]		Operating Mode 00000000000 <sub>B</sub> Normal Operation

<sup>1)</sup> W = write only register bit



# **TABLE 9**

					Truth Table	1a: Com	mands
Name (Function)	cs	RAS	CAS	WE	Address	MNE	Note
Deselect (NOP)	Н	Х	Х	Х	Х	NOP	1)2)
No Operation (NOP)	L	Н	Н	Н	Х	NOP	1)2)
Active (Select Bank And Activate Row)	L	L	Н	Н	Bank/Row	ACT	1)3)
Read (Select Bank And Column, And Start Read Burst)	L	Н	L	Н	Bank/Col	Read	1)4)
Write (Select Bank And Column, And Start Write Burst)	L	Н	L	L	Bank/Col	Write	1)4)
Burst Terminate	L	Н	Н	L	Х	BST	1)5)
Precharge (Deactivate Row In Bank Or Banks)	L	L	Н	L	Code	PRE	1)6)
Auto Refresh Or Self Refresh (Enter Self Refresh Mode)	L	L	L	Н	Х	AR/SR	1)7)8)
Mode Register Set	L	L	L	L	Op-Code	MRS	1)9)

- 1) CKE is HIGH for all commands shown except Self Refresh. $V_{\rm REF}$  must be maintained during Self Refresh operation
- 2) Deselect and NOP are functionally interchangeable.
- 3) BA0-BA1 provide bank address and A0-A12 provide row address.
- 4) BA0, BA1 provide bank address; A0-Ai provide column address (where i = 8 for x16, i = 9 for x 8); A10 HIGH enables the Auto Precharge feature (nonpersistent), A10 LOW disables the Auto Precharge feature.
- 5) Applies only to read bursts with Auto Precharge disabled; this command is undefined (and should not be used) for read bursts with Auto Precharge enabled or for write bursts.
- 6) A10 for x16 LOW: BA0, BA1 determine which bank is precharged. A10 for x16 HIGH: all banks are precharged and BA0, BA1 are "Don't Care".
- 7) This command is Auto Refresh if CKE is HIGH; Self Refresh if CKE is LOW.
- 8) Internal refresh counter controls row and bank addressing; all inputs and I/Os are "Don't Care" except for CKE.
- 9) BA0, BA1 select either the Base or the Extended Mode Register (BA0 = 0, BA1 = 0 selects Mode Register; BA0 = 1, BA1 = 0 selects Extended Mode Register; other combinations of BA0-BA1 are reserved; A0-A12 provide the op-code to be written to the selected Mode Register).

# TABLE 10 Truth Table 1b: DM Operation

Iru	in Table 1	p: DM O	peration
Name (Function)	DM	DQs	Note
Write Enable	L	Valid	1)
Write Inhibit	Н	Х	1)

<sup>1)</sup> Used to mask write data; provided coincident with the corresponding data.



# **TABLE 11**

Truth Table 2: Clock Enable (CKE)

Truth Table 2: Clock Enable (CRE)										
<b>Current State</b>	CKE n-1	CKEn	Command n	Action n	Note					
	Previous Cycle	<b>Current Cycle</b>								
Self Refresh	L	L	Х	Maintain Self-Refresh	1)					
Self Refresh	L	Н	Deselect or NOP	Exit Self-Refresh	2)					
Power Down	L	L	X	Maintain Power-Down	-					
Power Down	L	Н	Deselect or NOP	Exit Power-Down	-					
All Banks Idle	Н	L	Deselect or NOP	Precharge Power-Down Entry	-					
All Banks Idle	Н	L	AUTO REFRESH	Self Refresh Entry	-					
Bank(s) Active	Н	L	Deselect or NOP	Active Power-Down Entry	_					
	Н	Н	See Table 12	-	_					

<sup>1)</sup>  $V_{\rm REF}$  must be maintained during Self Refresh operation

#### **Notes**

- 1. CKEn is the logic state of CKE at clock edge n: CKE n-1 was the state of CKE at the previous clock edge.
- 2. Current state is the state of the DDR SDRAM immediately prior to clock edge n.
- 3. COMMAND n is the command registered at clock edge n, and ACTION n is a result of COMMAND n.
- 4. All states and sequences not shown are illegal or reserved.

<sup>2)</sup> Deselect or NOP commands should be issued on any clock edges occurring during the Self Refresh Exit ( $t_{XSNR}$ ) period. A minimum of 200 clock cycles are needed before applying a read command to allow the DLL to lock to the input clock.



## **TABLE 12**

#### Truth Table 3: Current State Bank n - Command to Bank n (same bank)

	т—	T	I——			Ctato Bank II Command to Bank II	
Current State	CS	RAS	CAS	WE	Command	Action	Note
Any	Н	Х	Х	Х	Deselect	NOP. Continue previous operation.	1)2)3)4)5)6)
	L	Н	Н	Н	No Operation	NOP. Continue previous operation.	1) to 6)
Idle	L	L	Н	Н	Active	Select and activate row	1) to 6)
	L	L	L	Н	AUTO REFRESH	-	1) to7)
	L	L	L	L	MODE REGISTER SET	-	1) to 7)
Row Active	L	Н	L	Н	Read	Select column and start Read burst	1) to 6),8)
	L	Н	L	L	Write	Select column and start Write burst	1) to 6),8)
	L	L	Н	L	Precharge	Deactivate row in bank(s)	1) to 6),9)
Read (Auto	L	Н	L	Н	Read	Select column and start new Read burst	1) to 6),8)
Precharge	L	L	Н	L	Precharge	Truncate Read burst, start Precharge	1) to 6),9)
Disabled)	L	Н	Н	L	BURST TERMINATE	BURST TERMINATE	1) to 6),10)
Write (Auto	L	Н	L	Н	Read	Select column and start Read burst	1) to 6), 8),11)
Precharge	L	Н	L	L	Write	Select column and start Write burst	1) to 6),8)
Disabled)	L	L	Н	L	Precharge	Truncate Write burst, start Precharge	1) to 6),9),11)

- 1) This table applies when CKE n-1 was HIGH and CKE n is HIGH (see **Table 11** and after  $t_{XSNR}/t_{XSRD}$  has been met (if the previous state was self refresh).
- 2) This table is bank-specific, except where noted, i.e., the current state is for a specific bank and the commands shown are those allowed to be issued to that bank when in that state. Exceptions are covered in the notes below.
- 3) Current state definitions: Idle: The bank has been precharged, and t<sub>RP</sub> has been met. Row Active: A row in the bank has been activated, and t<sub>RCD</sub> has been met. No data bursts/accesses and no register accesses are in progress. Read: A Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated. Write: A Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated.
- 4) The following states must not be interrupted by a command issued to the same bank. Precharging: Starts with registration of a Precharge command and ends when t<sub>RP</sub> is met. Once t<sub>RP</sub> is met, the bank is in the idle state. Row Activating: Starts with registration of an Active command and ends when t<sub>RCD</sub> is met. Once t<sub>RCD</sub> is met, the bank is in the "row active" state. Read w/Auto Precharge Enabled: Starts with registration of a Read command with Auto Precharge enabled and ends when t<sub>RP</sub> has been met. Once t<sub>RP</sub> is met, the bank is in the idle state. Write w/Auto Precharge Enabled: Starts with registration of a Write command with Auto Precharge enabled and ends when t<sub>RP</sub> has been met. Once t<sub>RP</sub> is met, the bank is in the idle state. Deselect or NOP commands, or allowable commands to the other bank should be issued on any clock edge occurring during these states. Allowable commands to the other bank are determined by its current state and according to Table 13.
- 5) The following states must not be interrupted by any executable command; Deselect or NOP commands must be applied on each positive clock edge during these states. Refreshing: Starts with registration of an Auto Refresh command and ends when  $t_{RFC}$  is met, the DDR SDRAM is in the "all banks idle" state. Accessing Mode Register: Starts with registration of a Mode Register Set command and ends when  $t_{MRD}$  has been met. Once  $t_{MRD}$  is met, the DDR SDRAM is in the "all banks idle" state. Precharging All: Starts with registration of a Precharge All command and ends when  $t_{RP}$  is met. Once  $t_{RP}$  is met, all banks is in the idle state.
- 6) All states and sequences not shown are illegal or reserved.
- 7) Not bank-specific; requires that all banks are idle.
- 8) Reads or Writes listed in the Command/Action column include Reads or Writes with Auto Precharge enabled and Reads or Writes with Auto Precharge disabled.
- 9) May or may not be bank-specific; if all/any banks are to be precharged, all/any must be in a valid state for precharging.
- 10) Not bank-specific; BURST TERMINATE affects the most recent Read burst, regardless of bank.
- 11) Requires appropriate DM masking.



## **TABLE 13**

### Truth Table 4: Current State Bank n - Command to Bank m (different bank)

Current State	CS	RAS	CAS	WE	Command	Action	Note
Any	Н	Х	Х	Х	Deselect	NOP. Continue previous operation.	1)2)3)4)5)6)
	L	Н	Н	Н	No Operation	NOP. Continue previous operation.	1) to 6)
Idle	Х	Х	Х	Х	Any Command Otherwise Allowed to Bank m	-	1) to 6)
Row Activating,	L	L	Н	Н	Active	Select and activate row	1) to 6)
Active, or	L	Н	L	Н	Read	Select column and start Read burst	1) to7)
Precharging	L	Н	L	L	Write	Select column and start Write burst	1) to 7)
	L	L	Н	L	Precharge	-	1) to 6)
Read (Auto	L	L	Н	Н	Active	Select and activate row	1) to 6)
Precharge	L	Н	L	Н	Read	Select column and start new Read burst	1) to 7)
Disabled)	L	L	Н	L	Precharge	-	1) to 6)
Write (Auto	L	L	Н	Н	Active	Select and activate row	1) to 6)
Precharge	L	Н	L	Н	Read	Select column and start Read burst	1) to8)
Disabled)	L	Н	L	L	Write	Select column and start new Write burst	1) to 7)
	L	L	Н	L	Precharge	-	1) to 6)
Read (With Auto	L	L	Н	Н	Active	Select and activate row	1) to 6)
Precharge)	L	Н	L	Н	Read	Select column and start new Read burst	1) to 7),9)
	L	Н	L	L	Write	Select column and start Write burst	1) to 7),9),10)
	L	L	Н	L	Precharge	-	1) to 6)
Write (With Auto	L	L	Н	Н	Active	Select and activate row	1) to 6)
Precharge)	L	Н	L	Н	Read	Select column and start Read burst	1) to 7),9)
	L	Н	L	L	Write	Select column and start new Write burst	1) to 7),9)
	L	L	Н	L	Precharge	-	1) to 6)
						•	

- This table applies when CKE n-1 was HIGH and CKE n is HIGH (see Table 11: Clock Enable (CKE) and after t<sub>XSNR</sub>/t<sub>XSRD</sub> has been met (if the previous state was self refresh).
- 2) This table describes alternate bank operation, except where noted, i.e., the current state is for bank n and the commands shown are those allowed to be issued to bank m (assuming that bank m is in such a state that the given command is allowable). Exceptions are covered in the notes below.
- 3) Current state definitions: Idle: The bank has been precharged, and t<sub>RP</sub> has been met. Row Active: A row in the bank has been activated, and t<sub>RCD</sub> has been met. No data bursts/accesses and no register accesses are in progress. Read: A Read burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated. Write: A Write burst has been initiated, with Auto Precharge disabled, and has not yet terminated or been terminated. Read with Auto Precharge Enabled: See <sup>10)</sup>. Write with Auto Precharge Enabled: See <sup>10)</sup>.
- 4) AUTO REFRESH and Mode Register Set commands may only be issued when all banks are idle.
- 5) A BURST TERMINATE command cannot be issued to another bank; it applies to the bank represented by the current state only.
- 6) All states and sequences not shown are illegal or reserved.
- 7) Reads or Writes listed in the Command/Action column include Reads or Writes with Auto Precharge enabled and Reads or Writes with Auto Precharge disabled.
- 8) Requires appropriate DM masking.
- 9) **Concurrent Auto Precharge:**This device supports "Concurrent Auto Precharge". When a read with auto precharge or a write with auto precharge is enabled any command may follow to the other banks as long as that command does not interrupt the read or write data transfer and all other limitations apply (e.g. contention between READ data and WRITE data must be avoided). The minimum delay from a read or write command with auto precharge enable, to a command to a different banks is summarized in **Table 14**.



10) A Write command may be applied after the completion of data output.

		TA  Truth Table 5: Concurrent Auto	BLE 14 Precharge
From Command	To Command (different bank)	Minimum Delay with Concurrent Auto Precharge Support	Unit
WRITE w/AP	Read or Read w/AP	1 + (BL/2) + t <sub>WTR</sub>	t <sub>CK</sub>
	Write to Write w/AP	BL/2	$t_{CK}$
	Precharge or Activate	1	$t_{CK}$
Read w/AP	Read or Read w/AP	BL/2	$t_{CK}$
	Write or Write w/AP	CL (rounded up) + BL/2	$t_{CK}$
	Precharge or Activate	1	$t_{CK}$



# 4 Electrical Characteristics

# 4.1 Operating Conditions

# TABLE 15 Absolute Maximum Ratings

	Absolu	te Maxi	mum Ratings				
Parameter	Symbol		Value	s	Unit	Note/Test	
		Min.	Тур.	Max.		Condition	
Voltage on I/O pins relative to $V_{\rm SS}$	$V_{IN},V_{OUT}$	-0.5	-	V <sub>DDQ</sub> + 0.5	V	-	
Voltage on inputs relative to $V_{\rm SS}$	$V_{IN}$	<b>-</b> 1	_	+3.6	V	_	
Voltage on $V_{\mathrm{DD}}$ supply relative to $V_{\mathrm{SS}}$	$V_{DD}$	<b>-</b> 1	_	+3.6	V	_	
Voltage on $V_{\rm DDQ}$ supply relative to $V_{\rm SS}$	$V_{DDQ}$	<b>-</b> 1	_	+3.6	V	_	
Operating temperature (ambient)	$T_{A}$	-40	-	+85	°C	_	
Storage temperature (plastic)	$T_{STG}$	-55	-	+150	°C	_	
Power dissipation (per SDRAM component)	$P_{D}$	_	1	-	W	_	
Short circuit output current	$I_{OUT}$	_	50	_	mA	_	

Attention: Stresses above the max. values listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Maximum ratings are absolute ratings; exceeding only one of these values may cause irreversible damage to the integrated circuit.

# TABLE 16

Input and Output Capacitances												
Parameter	Symbol		Values			Values			Values			Note/Test Condition
		Min. Typ. Max.										
Input Capacitance: CK, CK	$C_{I1}$	2.0	_	3.0	pF	1)						
Delta Input Capacitance	$C_{dl1}$	_	_	0.25	pF	1)						
Input Capacitance: All other input-only pins	$C_{12}$	2.0	_	3.0	pF	1)						
Delta Input Capacitance: All other input-only pins	$C_{dIO}$	_	_	0.5	pF	1)						
Input/Output Capacitance: DQ, DQS, DM	$C_{IO}$	4.0	_	5.0	pF	1)2)						
Delta Input/Output Capacitance: DQ, DQS, DM	$C_{dIO}$		_	0.5	pF	1)						

These values are not subject to production test - verified by design/characterization and are tested on a sample base only.  $V_{\rm DDQ}$  =  $V_{\rm DD}$  = 2.5 V ± 0.2 V, f = 100 MHz,  $T_{\rm A}$  = 25 ×C,  $V_{\rm OUT(DC)}$  =  $V_{\rm DDQ}$ /2,  $V_{\rm OUT}$  (Peak to Peak) 0.2 V. Unused pins are tied to ground.

<sup>2)</sup> DM inputs are grouped with I/O pins reflecting the fact that they are matched in loading to DQ and DQS to facilitate trace matching at the board level.



## **TABLE 17**

	Electrical Characteristics and DC Operating Conditions								
Parameter	Symbol		Values		Unit	Note <sup>1)</sup> /Test Condition			
		Min.	Тур.	Max.					
Device Supply Voltage	$V_{DD}$	2.3	2.5	2.7	V	f <sub>CK</sub> ≤ 166 MHz			
Device Supply Voltage	$V_{DD}$	2.5	2.6	2.7	V	$f_{\rm CK}$ > 166 MHz <sup>2)</sup>			
Output Supply Voltage	$V_{DDQ}$	2.3	2.5	2.7	V	$f_{\rm CK} \le$ 166 MHz <sup>3)</sup>			
Output Supply Voltage	$V_{DDQ}$	2.5	2.6	2.7	V	$f_{\rm CK} > 166  {\rm MHz}^{2)3)}$			
Supply Voltage, I/O Supply Voltage	$V_{\rm SS},V_{\rm SSQ}$	0		0	V	_			
Input Reference Voltage	$V_{REF}$	$0.49 \times V_{DDQ}$	$0.5 \times V_{DDQ}$	$0.51 \times V_{DDQ}$	V	4)			
I/O Termination Voltage (System)	$V_{TT}$	V <sub>REF</sub> – 0.04		V <sub>REF</sub> + 0.04	V	5)			
Input High (Logic1) Voltage	$V_{IH(DC)}$	V <sub>REF</sub> + 0.15		$V_{DDQ} + 0.3$	V	6)			
Input Low (Logic0) Voltage	$V_{IL(DC)}$	-0.3		V <sub>REF</sub> – 0.15	V	6)			
Input Voltage Level, CK and CK Inputs	$V_{IN(DC)}$	-0.3		V <sub>DDQ</sub> + 0.3	V	6)			
Input Differential Voltage, CK and CK Inputs	$V_{ID(DC)}$	0.36		V <sub>DDQ</sub> + 0.6	V	6)7)			
VI-Matching Pull-up Current to Pull-down Current	$V_{Ratio}$	0.71		1.4	_	8)			
Input Leakage Current	$I_{I}$	-2		2	μА	Any input 0 V $\leq$ V <sub>IN</sub> $\leq$ V <sub>DD</sub> ; All other pins not under test = 0 V <sup>9)</sup>			
Output Leakage Current	$I_{OZ}$	<b>-</b> 5		5	μА	DQs are disabled; $0 \text{ V} \leq \text{V}_{\text{OUT}} \leq \text{V}_{\text{DDQ}}^{9)}$			
Output High Current, Normal Strength Driver	$I_{OH}$	_		-16.2	mA	V <sub>OUT</sub> = 1.95 V			
Output Low Current, Normal Strength Driver	$I_{OL}$	16.2		_	mA	V <sub>OUT</sub> = 0.35 V			

- 2) DDR400 conditions apply for all clock frequencies above 166 MHz
- 3) Under all conditions,  $V_{\rm DDQ}$  must be less than or equal to  $V_{\rm DD}.$
- 4) Peak to peak AC noise on  $V_{\text{REF}}$  may not exceed  $\pm$  2%  $V_{\text{REF},DC}$ .  $V_{\text{REF}}$  is also expected to track noise variations in  $V_{\text{DDQ}}$ . 5)  $V_{\text{TT}}$  is not applied directly to the device.  $V_{\text{TT}}$  is a system supply for signal termination resistors, is expected to be set equal to  $V_{\text{REF}}$ , and must track variations in the DC level of  $\ensuremath{V_{\mathrm{REF}}}$
- 6) Inputs are not recognized as valid until  $V_{\rm REF}$  stabilizes.
- 7)  $V_{\rm ID}$  is the magnitude of the difference between the input level on CK and the input level on  $\overline{\rm CK}$ .
- 8) The ratio of the pull-up current to the pull-down current is specified for the same temperature and voltage, over the entire temperature and voltage range, for device drain to source voltage from 0.25 to 1.0 V. For a given output, it represents the maximum difference between pull-up and pull-down drivers due to process variation.
- 9) Values are shown per pin.




# 4.2 AC Characteristics

(Notes 1-5 apply to the following Tables; Electrical Characteristics and DC Operating Conditions, AC Operating Conditions,  $I_{\rm DD}$  Specifications and Conditions, and Electrical Characteristics and AC Timing.)

#### **Notes**

- 1. All voltages referenced to  $V_{\rm SS}$ .
- 2. Tests for AC timing,  $I_{\rm DD}$ , and electrical, AC and DC characteristics, may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.
- 3. **Figure 2** represents the timing reference load used in defining the relevant timing parameters of the part. It is not intended to be either a precise representation of the typical system environment nor a depiction of the actual load presented by a production tester. System designers will use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers will correlate to their production test conditions (generally a coaxial transmission line terminated at the tester electronics).
- 4. AC timing and  $I_{DD}$  tests may use a  $V_{IL}$  to  $V_{IH}$  swing of up to 1.5 V in the test environment, but input timing is still referenced to  $V_{REF}$  (or to the crossing point for CK, CK), and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals is 1 V/ns in the range between  $V_{IL(AC)}$  and  $V_{IH(AC)}$ .
- 5. The AC and DC input level specifications are as defined in the SSTL\_2 Standard (i.e. the receiver effectively switches as a result of the signal crossing the AC input level, and remains in that state as long as the signal does not ring back above (below) the DC input LOW (HIGH) level).
- 6. For System Characteristics like Setup & Holdtime Derating for Slew Rate, I/O Delta Rise/Fall Derating, DDR SDRAM Slew Rate Standards, Overshoot & Undershoot specification and Clamp V-I characteristics see the latest Industry Standard for DDR components.





## **TABLE 18**

			AC Oper	aung	Conditions
Parameter	Symbol	Values		Unit	Note/Test
	Min. Max.			Condition	
Input High (Logic 1) Voltage, DQ, DQS and DM Signals	$V_{IH(AC)}$	V <sub>REF</sub> + 0.31	_	V	1)2)3)
Input Low (Logic 0) Voltage, DQ, DQS and DM Signals	$V_{IL(AC)}$	_	$V_{\sf REF}$ – 0.31	V	1)2)3)
Input Differential Voltage, CK and CK Inputs	$V_{ID(AC)}$	0.7	$V_{DDQ}$ + 0.6	V	1)2)3)4)
Input Closing Point Voltage, CK and $\overline{\text{CK}}$ Inputs	$V_{IX(AC)}$	$\begin{array}{c} 0.5 \times V_{\rm DDQ} - \\ 0.2 \end{array}$	$\begin{array}{c} \textbf{0.5} \times V_{\text{DDQ}}\textbf{+} \\ \textbf{0.2} \end{array}$	V	1)2)3)5)

<sup>1)</sup>  $V_{\rm DDQ}$  = 2.5 V  $\pm$  0.2 V,  $V_{\rm DD}$  = +2.5 V  $\pm$  0.2 V (DDR200 - DDR333);  $V_{\rm DDQ}$  = 2.6 V  $\pm$  0.1 V,  $V_{\rm DD}$  = +2.6 V  $\pm$  0.1 V (DDR400); -40 °C  $\leq T_{\rm A} \leq$  85 °C

- 2) Input slew rate = 1 V/ns.
- 3) Inputs are not recognized as valid until  $V_{\rm REF}$  stabilizes.
- 4)  $V_{\rm ID}$  is the magnitude of the difference between the input level on CK and the input level on  $\overline{\rm CK}$ . 5) The value of  $V_{\rm IX}$  is expected to equal  $0.5 \times V_{\rm DDQ}$  of the transmitting device and must track variations in the DC level of the same.

## **TABLE 19**

## **AC Timing - Absolute Specifications**

Parameter	Symbol	<b>-</b> 5		-6	-6 DDR333B		Note <sup>1)</sup> /Test Condition	
		DDR400B	DDR400B					
		Min.	Max.	Min.	Max.			
DQ <u>out</u> put access time from CK/CK	$t_{AC}$	-0.5	+0.5	-0.7	+0.7	ns	2)3)4)5)	
CK high-level width	$t_{CH}$	0.45	0.55	0.45	0.55	$t_{CK}$	2)3)4)5)	
Clock cycle time	$t_{CK}$	5	8	6	12	ns	$CL = 3.0^{3)4)5}$	
		6	12	6	12	ns	$CL = 2.5^{2)3)4)5)$	
		7.5	12	7.5	12	ns	$CL = 2.0^{2)3)4)5)$	
CK low-level width	$t_{CL}$	0.45	0.55	0.45	0.55	$t_{CK}$	2)3)4)5)	
Auto precharge write recovery + precharge time	$t_{DAL}$	$(t_{\rm WR}/t_{\rm CK})$ + $(t_{\rm I}$	$_{RP}/t_{CK}$	•		t <sub>CK</sub>	2)3)4)5)6)	
DQ and DM input hold time	$t_{DH}$	0.4	_	0.45	_	ns	2)3)4)5)	
DQ and DM input pulse width (each input)	$t_{DIPW}$	1.75	_	1.75	_	ns	2)3)4)5)6)	
DQS output access time from CK/CK	$t_{DQSCK}$	-0.6	+0.6	-0.6	+0.6	ns	2)3)4)5)	
DQS input low (high) pulse width (write cycle)	$t_{DQSL,H}$	0.35	_	0.35	_	t <sub>CK</sub>	2)3)4)5)	
DQS-DQ skew (DQS and associated DQ signals)	$t_{DQSQ}$	_	+0.40	_	+0.40	ns	TFBGA <sup>2)3)4)5)</sup>	
Write command to 1 <sup>st</sup> DQS latching transition	$t_{DQSS}$	0.72	1.25	0.75	1.25	t <sub>CK</sub>	2)3)4)5)	
DQ and DM input setup time	$t_{DS}$	0.4	_	0.45	_	ns	2)3)4)5)	



Parameter	Symbol	-5		-6	-6			
		DDR400B		DDR333B			Condition	
		Min.	Max.	Min.	Max.			
DQS falling edge hold time from CK (write cycle)	$t_{DSH}$	0.2	_	0.2	_	t <sub>CK</sub>	2)3)4)5)	
DQS falling edge to CK setup time (write cycle)	$t_{ m DSS}$	0.2	_	0.2	_	t <sub>CK</sub>	2)3)4)5)	
Clock Half Period	$t_{HP}$	Min. $(t_{CL}, t_{CH})$		Min. $(t_{CL}, t_{CH})$		ns	2)3)4)5)	
Data-out <u>hig</u> h-impedance time from CK/CK	$t_{HZ}$	_	+0.7	-0.7	+0.7	ns	2)3)4)5)7)	
Address and control input hold time	$t_{IH}$	0.6	_	0.75	_	ns	Fast slew rate (3)4)5)6)8)	
		0.7	_	0.8	_	ns	Slow slew rate 3)4)5)6)8)	
Control and Addr. input pulse width (each input)	$t_{IPW}$	2.2	_	2.2	_	ns	2)3)4)5)9)	
Address and control input setup time	$t_{IS}$	0.6	_	0.75	_	ns	Fast slew rate 3)4)5)6)8)	
		0.7	_	0.8	_	ns	Slow slew rat 3)4)5)6)8)	
Data-out low-impedance time from CK/CK	$t_{LZ}$	-0.7	+0.7	-0.7	+0.7	ns	2)3)4)5)7)	
Mode register set command cycle time	$t_{MRD}$	2	_	2	_	$t_{CK}$	2)3)4)5)	
DQ/DQS output hold time	$t_{QH}$	$t_{HP}$ $-t_{QHS}$		$t_{HP}$ $-t_{QHS}$		ns	2)3)4)5)	
Data hold skew factor	$t_{QHS}$	_	+0.50	_	+0.50	ns	TFBGA <sup>2)3)4)5</sup>	
Active to Autoprecharge delay	$t_{RAP}$	$t_{RCD}$	_	$t_{RCD}$	_	ns	2)3)4)5)	
Active to Precharge command	$t_{RAS}$	40	70E+3	42	70E+3	ns	2)3)4)5)	
Active to Active/Auto-refresh command period	$t_{RC}$	55	_	60		ns	2)3)4)5)	
Active to Read or Write delay	$t_{RCD}$	15	_	18	_	ns	2)3)4)5)	
Average Periodic Refresh Interval	$t_{REFI}$	_	7.8	_	7.8	μS	2)3)4)5)10)	
Auto-refresh to Active/Auto- refresh command period	$t_{RFC}$	65	_	72	_	ns	2)3)4)5)	
Precharge command period	$t_{RP}$	15	_	18	_	ns	2)3)4)5)	
Read preamble	$t_{RPRE}$	0.9	1.1	0.9	1.1	$t_{CK}$	2)3)4)5)	
Read postamble	$t_{RPST}$	0.40	0.60	0.40	0.60	$t_{CK}$	2)3)4)5)	
Active bank A to Active bank B command	$t_{RRD}$	10	_	12	_	ns	2)3)4)5)	
Write preamble	$t_{WPRE}$	0.25	_	0.25	1-	$t_{CK}$	2)3)4)5)	
Write preamble setup time	$t_{WPRES}$	0	_	0	1-	ns	2)3)4)5)11)	
Write postamble	$t_{WPST}$	0.40	0.60	0.40	0.60	$t_{CK}$	2)3)4)5)12)	
Write recovery time	$t_{WR}$	15	_	15	_	ns	2)3)4)5)	



Parameter	Symbol			-6		Unit	Note <sup>1)</sup> /Test	
				DDR333B			Condition	
		Min.	Max.	Min.	Max.			
Internal write to read command delay	$t_{WTR}$	2	_	1	_	t <sub>CK</sub>	2)3)4)5)	
Exit self-refresh to non-read command	$t_{XSNR}$	75	_	75	_	ns	2)3)4)5)	
Exit self-refresh to read command	$t_{XSRD}$	200	_	200	_	$t_{CK}$	2)3)4)5)	

- 1)  $-40 \text{ °C} \le T_{A} \le 85 \text{ °C}$ ;  $V_{DDQ} = 2.5 \text{ V} \pm 0.2 \text{ V}$ ,  $V_{DD} = +2.5 \text{ V} \pm 0.2 \text{ V}$  (DDR333);  $V_{DDQ} = 2.6 \text{ V} \pm 0.1 \text{ V}$ ,  $V_{DD} = +2.6 \text{ V} \pm 0.1 \text{ V}$  (DDR400)
- 2) Input slew rate ≥ 1 V/ns for DDR400, DDR333
- 3) The CK/CK input reference level (for timing reference to CK/CK) is the point at which CK and CK cross: the input reference level for signals other than CK/CK, is V<sub>REF</sub>. CK/CK slew rate are ≥ 1.0 V/ns.
- 4) Inputs are not recognized as valid until  $V_{\mathsf{REF}}$  stabilizes.
- 5) The Output timing reference level, as measured at the timing reference point indicated in AC Characteristics (note 3) is  $V_{TT}$ .
- 6) For each of the terms, if not already an integer, round to the next highest integer. tCK is equal to the actual systemclock cycle time.
- 7) t<sub>HZ</sub> and t<sub>LZ</sub> transitions occur in the same access time windows as valid data transitions. These parameters are not referred to a specific voltage level, but specify when the device is no longer driving (HZ), or begins driving (LZ).
- 8) Fast slew rate  $\geq$  1.0 V/ns , slow slew rate  $\geq$  0.5 V/ns and < 1 V/ns for command/address and CK &  $\overline{\text{CK}}$  slew rate > 1.0 V/ns, measured between  $V_{\text{IH(ac)}}$  and  $V_{\text{IL(ac)}}$ .
- 9) These parameters guarantee device timing, but they are not necessarily tested on each device.
- 10) A maximum of eight Autorefresh commands can be posted to any given DDR SDRAM device.
- 11) The specific requirement is that DQS be valid (HIGH,LOW, or some point on a valid transition) on or before this CK edge. A valid transition is defined as monotonic and meeting the input slew rate specificationsof the device. When no writes were previously in progress on the bus, DQS will be transitioning from Hi-Z to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW at this time, depending on t<sub>DQSS</sub>.
- 12) The maximum limit for this parameter is not a device limit. The device operates with a greater value for this parameter, but system performance (bus turnaround) degrades accordingly.



# **TABLE 20**

 $I_{\rm DD}$  Conditions

1 <sub>DD</sub> 300	mullions
Parameter	Symbol
<b>Operating Current:</b> one bank; active/ precharge; $t_{RC} = t_{RCMIN}$ ; $t_{CK} = t_{CKMIN}$ ; DQ, DM, and DQS inputs changing once per clock cycle; address and control inputs changing once every two clock cycles.	$I_{DD0}$
Operating Current: one bank; active/read/precharge; Burst = 4; Refer to the following page for detailed test conditions.	$I_{\mathrm{DD1}}$
Precharge Power-Down Standby Current: all banks idle; power-down mode; CKE $\leq V_{ILMAX}$ ; $t_{CK} = t_{CKMIN}$	$I_{DD2P}$
Precharge Floating Standby Current: $\overline{\text{CS}} \geq \text{V}_{\text{IHMIN}}$ , all banks idle; CKE $\geq V_{\text{IHMIN}}$ ; $t_{\text{CK}} = t_{\text{CKMIN}}$ , address and other control inputs changing once per clock cycle, $V_{\text{IN}} = V_{\text{REF}}$ for DQ, DQS and DM.	$I_{DD2F}$
Precharge Quiet Standby Current: $\overline{\text{CS}} \ge \text{V}_{\text{IHMIN}}$ , all banks idle; $\text{CKE} \ge \text{V}_{\text{IHMIN}}$ ; $t_{\text{CK}} = t_{\text{CKMIN}}$ , address and other control inputs stable at $\ge V_{\text{IHMIN}}$ or $\le V_{\text{ILMAX}}$ ; $V_{\text{IN}} = V_{\text{REF}}$ for DQ, DQS and DM.	$I_{\mathrm{DD2Q}}$
<b>Active Power-Down Standby Current:</b> one bank active; power-down mode; $CKE \leq V_{ILMAX}$ ; $t_{CK} = t_{CKMIN}$ ; $V_{IN} = V_{REF}$ for DQ, DQS and DM.	$I_{\mathrm{DD3P}}$
Active Standby Current: one bank active; $\overline{\text{CS}} \ge \text{V}_{\text{IHMIN}}$ ; $\text{CKE} \ge V_{\text{IHMIN}}$ ; $t_{\text{RC}} = t_{\text{RASMAX}}$ ; $t_{\text{CK}} = t_{\text{CKMIN}}$ ; DQ, DM and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle	$I_{\mathrm{DD3N}}$
<b>Operating Current:</b> one bank active; Burst = 2; reads; continuous burst; address and control inputs changing once per clock cycle; 50% of data outputs changing on every clock edge; CL = 2 for DDR200 and DDR266A, CL = 3 for DDR333; $t_{\text{CK}} = t_{\text{CKMIN}}$ ; $l_{\text{OUT}} = 0$ mA	$I_{\mathrm{DD4R}}$
<b>Operating Current:</b> one bank active; Burst = 2; writes; continuous burst; address and control inputs changing once per clock cycle; 50% of data outputs changing on every clock edge; CL = 2 for DDR200 and DDR266A, CL = 3 for DDR333; $t_{\text{CK}} = t_{\text{CKMIN}}$	$I_{DD4W}$
Auto-Refresh Current: $t_{RC} = t_{RFCMIN}$ , burst refresh	$I_{\mathrm{DD5}}$
<b>Self-Refresh Current:</b> CKE $\leq$ 0.2 V; external clock on; $t_{\text{CK}} = t_{\text{CKMIN}}$	$I_{DD6}$
<b>Operating Current:</b> four bank; four bank interleaving with BL = 4; Refer to the following page for detailed test conditions.	$I_{\mathrm{DD7}}$



# **TABLE 21**

I<sub>DD</sub> Specification

				I <sub>DD</sub> Specification
Symbol	<b>-</b> 5	<b>-6</b>	Unit	Note <sup>1)</sup> /Test Condition
	DDR400B	DDR333B		
$I_{DD0}$	90	75	mA	×8 <sup>2)3)</sup>
	90	75	mA	×16 <sup>3)</sup>
$I_{\mathrm{DD1}}$	100	85	mA	×8 <sup>3)</sup>
	110	95	mA	×16 <sup>3)</sup>
$I_{\mathrm{DD2P}}$	5	5	mA	3)
$I_{\mathrm{DD2F}}$	36	30	mA	3)
$I_{\mathrm{DD2Q}}$	28	24	mA	3)
$I_{DD3P}$	18	15	mA	3)
$I_{DD3N}$	45	38	mA	3)
	54	45	mA	×16 <sup>3)</sup>
$I_{\rm DD4R}$	100	85	mA	×8 <sup>3)</sup>
	120	100	mA	×16 <sup>3)</sup>
$I_{DD4W}$	105	90	mA	×8 <sup>3)</sup>
	130	110	mA	×16 <sup>3)</sup>
$I_{DD5}$	190	160	mA	3)
$I_{DD6}$	3.0	3.0	mA	4)
-	_	1.1	mA	Low power <sup>5)</sup>
$I_{DD7}$	250	215	mA	×8 <sup>3)</sup>
	250	215	mA	×16 <sup>3)</sup>

<sup>1)</sup> Test conditions:  $V_{\rm DD}$  = 2.7 V,  $T_{\rm A}$  = 10 °C

<sup>2)</sup>  $I_{\rm DD}$  specifications are tested after the device is properly initialized and measured at 133 MHz for DDR266, 166 MHz for DDR333, and 200 MHz for DDR400.

<sup>3)</sup> Input slew rate = 1 V/ns.


<sup>4)</sup> Enables on-chip refresh and address counters.

<sup>5)</sup> Low power available on request



# 5 Package Outlines

There is a package type PG-TFBGA used for this product family in lead-free assembly.





# List of Figures

Figure 1	Pin Configuration P-TSOPII-66-1	. ٤
Figure 2	AC Output Load Circuit Diagram / Timing Reference Load	19
Figure 3	Package Outline of PG-TSOPII-66	25



# **List of Tables**

Table 1	Performance	3
Table 2	Ordering Information for RoHS Compliant Products	4
Table 3	Pin Configuration of DDR SDRAM	
Table 4	Abbreviations for Pin Type	7
Table 5	Abbreviations for Buffer Type	7
Table 6	Mode Register Definition	10
Table 7	Burst Definition	11
Table 8	Extended Mode Register	11
Table 9	Truth Table 1a: Commands	12
Table 10	Truth Table 1b: DM Operation	12
Table 11	Truth Table 2: Clock Enable (CKE)	13
Table 12	Truth Table 3: Current State Bank n - Command to Bank n (same bank)	14
Table 13	Truth Table 4: Current State Bank n - Command to Bank m (different bank)	15
Table 14	Truth Table 5: Concurrent Auto Precharge	16
Table 15	Absolute Maximum Ratings	17
Table 16	Input and Output Capacitances	17
Table 17	Electrical Characteristics and DC Operating Conditions	18
Table 18	AC Operating Conditions	20
Table 19	AC Timing - Absolute Specifications	20
Table 20	I <sub>DD</sub> Conditions	23
Table 21	I <sub>DD</sub> Specification	24



# **Table of Contents**

1	Overview	
1.1	Features	
1.2	Description	4
2	Pin Configuration	!
3	Functional Description	9
4	Electrical Characteristics	17
4.1	Operating Conditions	17
4.2	AC Characteristics	19
5	Package Outlines	2
	List of Figures	26
	List of Tables	2
	Table of Contents	28



Edition 2006-09 Published by Qimonda AG Gustav-Heinemann-Ring 212 D-81739 München, Germany © Qimonda AG 2006. All Rights Reserved.

### Legal Disclaimer

The information given in this Internet Data Sheet shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Qimonda hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

#### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Qimonda Office.

#### Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Qimonda Office.

Qimonda Components may only be used in life-support devices or systems with the express written approval of Qimonda, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.