



# CAT1026, CAT1027

## Dual Voltage Supervisory Circuits with I<sup>2</sup>C Serial 2K CMOS EEPROM

---

### FEATURES

- Precision  $V_{CC}$  power supply voltage monitor
    - 5V, 3.3V and 3V systems
    - Five threshold voltage options
  - Additional voltage monitoring
    - Externally adjustable down to 1.25V
  - Watchdog timer (CAT1027 only)
  - Active high or low reset
    - Valid reset guaranteed to  $V_{CC}=1V$
  - 400kHz I<sup>2</sup>C bus
  - 2.7V to 5.5V operation
  - Low power CMOS technology
  - 16-Byte page write buffer
  - Built-in inadvertent write protection
  - 1,000,000 Program/Erase cycles
  - Manual reset capability
  - 100 year data retention
  - 8-pin DIP, SOIC, TSSOP, TDFN (MSOP (3x4.9mm) & 3x3mm foot prints) or MSOP packages
    - TDFN max height is 0.8mm
  - Automotive, extended automotive and industrial temperature ranges
- 

### DESCRIPTION

The CAT1026 and CAT1027 are complete memory and supervisory solutions for microcontroller-based systems. A 2kbit serial EEPROM memory and a system power supervisor with brown-out protection are integrated together in low power CMOS technology. Memory interface is via a 400kHz I<sup>2</sup>C bus.

The CAT1026 and CAT1027 provide a precision  $V_{CC}$  sense circuit with five reset threshold voltage options that support 5V, 3.3V and 3V systems. The power supply monitor and reset circuit protects memory and systems controllers during power up/down and against brownout conditions. If power supply voltages are out of tolerance reset signals become active preventing the system microcontroller, ASIC, or peripherals from operating.

The CAT1026 features two open drain reset outputs: one (RESET) drives high and the other ( $\overline{\text{RESET}}$ ) drives low whenever  $V_{CC}$  falls below the threshold. Reset outputs become inactive typically 200 ms after the supply voltage exceeds the reset threshold value. With both active high and low reset signals, interface to microcontrollers and other ICs is simple. CAT1027 has only a  $\overline{\text{RESET}}$  output. In addition, the  $\overline{\text{RESET}}$  pin can be

used as an input for push-button manual reset capability.


The CAT1026 and CAT1027 provide an auxiliary voltage sensor input,  $V_{SENSE}$ , which is used to monitor a second system supply. The auxiliary high impedance comparator drives the open drain output,  $V_{LOW}$ , whenever the sense voltage is below 1.25V threshold.

The CAT1027 is designed with a 1.6 second watchdog timer circuit that resets a system to a known state if software or a hardware glitch halts or “hangs” the system. The CAT1027 features a watchdog timer interrupt input, WDI.

EEPROM memory features a 16-byte page. In addition, hardware data protection is provided by a  $V_{CC}$  sense circuit that prevents writes to memory whenever  $V_{CC}$  falls below the reset threshold or until  $V_{CC}$  reaches the reset threshold during power up.

Available packages include 8-pin DIP and surface mount, 8-pin SO, 8-pin TSSOP, 8-pin TDFN and 8-pin MSOP packages. The TDFN package thickness is 0.8mm maximum. TDFN footprint options are 3x3mm or 3x4.9mm (MSOP pad layout).

## BLOCK DIAGRAM





## RESET Threshold Options





Part Dash Number	Minimum Threshold	Maximum Threshold
-45	4.50	4.75
-42	4.25	4.50
-30	3.00	3.15
-28	2.85	3.00
-25	2.55	2.70

## PIN CONFIGURATION

(Bottom View)  
TDFN Package: 3mm x 4.9mm  
0.8mm maximum height - (RD2)



(Bottom View)  
TDFN Package: 3mm x 3mm  
0.8mm maximum height - (RD4)



## PIN DESCRIPTION

### RESET/ $\overline{\text{RESET}}$ : RESET OUTPUTS (RESET CAT1026 Only)

These are open drain pins and  $\overline{\text{RESET}}$  can be used as a manual reset trigger input. By forcing a reset condition on the pin the device will initiate and maintain a reset condition. The RESET pin must be connected through a pull-down resistor, and the  $\overline{\text{RESET}}$  pin must be connected through a pull-up resistor.

### SDA: SERIAL DATA ADDRESS

The bidirectional serial data/address pin is used to transfer all data into and out of the device. The SDA pin is an open drain output and can be wire-ORed with other open drain or open collector outputs.

### SCL: SERIAL CLOCK

Serial clock input.

### V<sub>SENSE</sub>: AUXILIARY VOLTAGE MONITOR INPUT

The V<sub>SENSE</sub> input is a second voltage monitor which is compared against CAT1026 and CAT1027 internal reference voltage of 1.25V typically. Whenever the input voltage is lower than 1.25V, the open drain VLOW output will be driven low. An external resistor divider is used to set the voltage level to be sensed. Connect V<sub>SENSE</sub> to V<sub>CC</sub> if unused.

### V<sub>LOW</sub>: AUXILIARY VOLTAGE MONITOR OUTPUT

This open drain output goes low when V<sub>SENSE</sub> is less than 1.25V and goes high when V<sub>SENSE</sub> exceeds the reference voltage.

### WDI (CAT1027 Only): WATCHDOG TIMER INTERRUPT

Watchdog Timer Interrupt Input is used to reset the watchdog timer. If a transition from high to low or low to high does not occur every 1.6 seconds, the RESET outputs will be driven active.

## PIN FUNCTIONS

Pin Name	Function
$\overline{\text{RESET}}$	Active Low Reset Input/Output
V <sub>SS</sub>	Ground
SDA	Serial Data/Address
SCL	Clock Input
RESET	Active High Reset Output (CAT1026 only)
V <sub>CC</sub>	Power Supply
V <sub>SENSE</sub>	Auxiliary Voltage Monitor Input
V <sub>LOW</sub>	Auxiliary Voltage Monitor Output
WDI	Watchdog Timer Interrupt (CAT1027 only)

## OPERATING TEMPERATURE RANGE

Industrial	-40°C to 85°C
Automotive	-40°C to 105°C
Extended	-40°C to 125°C

## CAT10XX FAMILY OVERVIEW

Device	Manual Reset Input Pin	Watchdog	Watchdog Monitor Pin	Write Protection Pin	Independent Auxiliary Voltage Sense	RESET: Active High and LOW	EEPROM
CAT1021	●	●	SDA	●		●	2k
CAT1022	●	●	SDA				2k
CAT1023	●	●	WDI			●	2k
CAT1024	●						2k
CAT1025	●			●		●	2k
CAT1026					●	●	2k
CAT1027		●	WDI		●		2k

For Supervisory circuits with embedded 16k EEPROM, please refer to the CAT1161, CAT1162 and CAT1163 data sheets.

**ABSOLUTE MAXIMUM RATINGS**

Temperature Under Bias ..... -55°C to +125°C

Storage Temperature ..... -65°C to +150°C

Voltage on any Pin with

Respect to Ground<sup>(1)</sup> ..... -2.0V to +V<sub>CC</sub> +2.0VV<sub>CC</sub> with Respect to Ground ..... -2.0V to +7.0V

Package Power Dissipation

Capability (T<sub>A</sub> = 25°C) ..... 1.0W

Lead Soldering Temperature (10 secs) ..... 300°C

Output Short Circuit Current<sup>(2)</sup> ..... 100 mA

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.

Note:

- (1) The minimum DC input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods of less than 20 ns. Maximum DC voltage on output pins is V<sub>CC</sub> +0.5V, which may overshoot to V<sub>CC</sub> +2.0V for periods of less than 20 ns.
- (2) Output shorted for no more than one second. No more than one output shorted at a time.

**D.C. OPERATING CHARACTERISTICS**V<sub>CC</sub> = +2.7V to +5.5V and over the recommended temperature conditions unless otherwise specified.

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
I <sub>LI</sub>	Input Leakage Current	V <sub>IN</sub> = GND to V <sub>CC</sub>	-2		10	μA
I <sub>LO</sub>	Output Leakage Current	V <sub>IN</sub> = GND to V <sub>CC</sub>	-10		10	μA
I <sub>CC1</sub>	Power Supply Current (Write)	f <sub>SCL</sub> = 400kHz V <sub>CC</sub> = 5.5V			3	mA
I <sub>CC2</sub>	Power Supply Current (Read)	f <sub>SCL</sub> = 400kHz V <sub>CC</sub> = 5.5V			1	mA
I <sub>SB</sub>	Standby Current	V <sub>CC</sub> = 5.5V	CAT1026		50	μA
		V <sub>IN</sub> = GND or V <sub>CC</sub>	CAT1027		60	
V <sub>IL</sub> <sup>3</sup>	Input Low Voltage		-0.5		0.3 x V <sub>CC</sub>	V
V <sub>IH</sub> <sup>3</sup>	Input High Voltage		0.7 x V <sub>CC</sub>		V <sub>CC</sub> + 0.5	V
V <sub>OL</sub>	Output Low Voltage (SDA, RESET <sup>-</sup> , V <sub>LOW</sub> )	I <sub>OL</sub> = 3mA V <sub>CC</sub> = 2.7V			0.4	V
V <sub>OH</sub>	Output High Voltage (RESET)	I <sub>OH</sub> = -0.4mA V <sub>CC</sub> = 2.7V	V <sub>CC</sub> - 0.75			V
V <sub>TH</sub>	Reset Threshold (V <sub>CC</sub> Monitor)	CAT102x-45 (V <sub>CC</sub> = 5V)	4.50		4.75	V
		CAT102x-42 (V <sub>CC</sub> = 5V)	4.25		4.50	
		CAT102x-30 (V <sub>CC</sub> = 3.3V)	3.00		3.15	
		CAT102x-28 (V <sub>CC</sub> = 3.3V)	2.85		3.00	
		CAT102x-25 (V <sub>CC</sub> = 3V)	2.55		2.70	
V <sub>RVALID</sub>	Reset Output Valid V <sub>CC</sub> Voltage		1.00			V
V <sub>RT</sub> <sup>1</sup>	Reset Threshold Hysteresis		15			mV
V <sub>REF</sub>	Auxiliary Voltage Monitor Threshold		1.2	1.25	1.3	V

Notes:

1. This parameter is tested initially and after a design or process change that affects the parameter. Not 100% tested.
2. Latch-up protection is provided for stresses up to 100mA on input and output pins from -1V to V<sub>CC</sub> + 1V.
3. V<sub>IL</sub> min and V<sub>IH</sub> max are reference values only and are not tested.

## CAPACITANCE

$T_A = 25^\circ\text{C}$ ,  $f = 1.0\text{ MHz}$ ,  $V_{CC} = 5\text{V}$

Symbol	Test	Test Conditions	Max	Units
$C_{OUT}^{(1)}$	Output Capacitance	$V_{OUT} = 0\text{V}$	8	pF
$C_{IN}^{(1)}$	Input Capacitance	$V_{IN} = 0\text{V}$	6	pF

## A.C. CHARACTERISTICS

$V_{CC} = 2.7\text{V}$  to  $5.5\text{V}$  and over the recommended temperature conditions, unless otherwise specified.

### Memory Read & Write Cycle<sup>2</sup>

Symbol	Parameter	Min	Max	Units
$f_{SCL}$	Clock Frequency		400	kHz
$t_{SP}$	Input Filter Spike Suppression (SDA, SCL)		100	ns
$t_{LOW}$	Clock Low Period	1.3		$\mu\text{s}$
$t_{HIGH}$	Clock High Period	0.6		$\mu\text{s}$
$t_R^1$	SDA and SCL Rise Time		300	ns
$t_F^1$	SDA and SCL Fall Time		300	ns
$t_{HD;STA}$	Start Condition Hold Time	0.6		$\mu\text{s}$
$t_{SU;STA}$	Start Condition Setup Time (for a Repeated Start)	0.6		$\mu\text{s}$
$t_{HD;DAT}$	Data Input Hold Time	0		ns
$t_{SU;DAT}$	Data Input Setup Time	100		ns
$t_{SU;STO}$	Stop Condition Setup Time	0.6		$\mu\text{s}$
$t_{AA}$	SCL Low to Data Out Valid		900	ns
$t_{DH}$	Data Out Hold Time	50		ns
$t_{BUF}^1$	Time the Bus must be Free Before a New Transmission Can Start	1.3		$\mu\text{s}$
$t_{WC}^3$	Write Cycle Time (Byte or Page)		5	ms

Notes:

1. This parameter is characterized initially and after a design or process change that affects the parameter. Not 100% tested.
2. Test Conditions according to "AC Test Conditions" table.
3. The write cycle time is the time from a valid stop condition of a write sequence to the end of the internal program/erase cycle. During the write cycle, the bus interface circuits are disabled, SDA is allowed to remain high and the device does not respond to its slave address.

**VOLTAGE MONITOR AND RESET CIRCUIT A.C. CHARACTERISTICS**

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
$t_{\text{PURST}}$	Reset Timeout	Note 2	130	200	270	ms
$t_{\text{RPD1}}$	$V_{\text{TH}}$ to RESET output Delay	Note 3			5	$\mu\text{s}$
$t_{\text{GLITCH}}$	$V_{\text{CC}}$ Glitch Reject Pulse Width	Note 4, 6			30	ns
$t_{\text{WD}}$	Watchdog Timeout	Note 1	1.0	1.6	2.1	sec
$t_{\text{RPD2}}$	$V_{\text{SENSE}}$ to $V_{\text{LOW}}$ Delay	Note 5			5	$\mu\text{s}$

**POWER-UP TIMING<sup>6,7</sup>**

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
$t_{\text{PUR}}$	Power-Up to Read Operation				270	ms
$t_{\text{PUW}}$	Power-Up to Write Operation				270	ms

Notes:

1. Test Conditions according to "AC Test Conditions" table.
2. Power-up, Input Reference Voltage  $V_{\text{CC}} = V_{\text{TH}}$ , Reset Output Reference Voltage and Load according to "AC Test Conditions" Table.
3. Power-Down, Input Reference Voltage  $V_{\text{CC}} = V_{\text{TH}}$ , Reset Output Reference Voltage and Load according to "AC Test Conditions" Table.
4.  $V_{\text{CC}}$  Glitch Reference Voltage =  $V_{\text{THmin}}$ ; Based on characterization data.
5.  $0 < V_{\text{SENSE}} \leq V_{\text{CC}}$ ;  $V_{\text{LOW}}$  Output Reference Voltage and Load according to "AC Test Conditions" Table.
6. This parameter is characterized initially and after a design or process change that affects the parameter. Not 100% tested.
7.  $t_{\text{PUR}}$  and  $t_{\text{PUW}}$  are the delays required from the time  $V_{\text{CC}}$  is stable until the specified memory operation can be initiated.

**AC TEST CONDITIONS**

Input pulse voltages	$0.2V_{\text{CC}}$ to $0.8V_{\text{CC}}$
Input rise and fall times	10 ns
Input reference voltages	$0.3V_{\text{CC}}$ , $0.7V_{\text{CC}}$
Output reference voltages	$0.5V_{\text{CC}}$
Output Load	Current Source: $I_{\text{OL}} = 3\text{mA}$ ; $C_{\text{L}} = 100\text{pF}$

**RELIABILITY CHARACTERISTICS**

Symbol	Parameter	Reference Test Method	Min	Max	Units
$N_{\text{END}}^{(1)}$	Endurance	MIL-STD-883, Test Method 1033	1,000,000		Cycles/Byte
$T_{\text{DR}}^{(1)}$	Data Retention	MIL-STD-883, Test Method 1008	100		Years
$V_{\text{ZAP}}^{(1)}$	ESD Susceptibility	MIL-STD-883, Test Method 3015	2000		Volts
$I_{\text{LTH}}^{(1)(2)}$	Latch-Up	JEDEC Standard 17	100		mA

## DEVICE OPERATION

### Reset Controller Description

The CAT1026 and CAT1027 precision RESET controllers ensure correct system operation during brownout and power up/down conditions. They are configured with open drain RESET outputs.

During power-up, the RESET outputs remain active until  $V_{CC}$  reaches the  $V_{TH}$  threshold and will continue driving the outputs for approximately 200ms ( $t_{PURST}$ ) after reaching  $V_{TH}$ . After the  $t_{PURST}$  timeout interval, the device will cease to drive the reset outputs. At this point the reset outputs will be pulled up or down by their respective pull up/down resistors.

During power-down, the RESET outputs will be active when  $V_{CC}$  falls below  $V_{TH}$ . The  $\overline{RESET}$  output will be valid so long as  $V_{CC}$  is  $>1.0V$  ( $V_{RVALID}$ ). The device is designed to ignore the fast negative going  $V_{CC}$  transient pulses (glitches).

Reset output timing is shown in Figure 1.

### Manual Reset Capability

The  $\overline{RESET}$  pin can operate as reset output and manual reset input. The input is edge triggered; that is, the  $\overline{RESET}$  input will initiate a reset timeout after detecting a high to low transition.

When  $\overline{RESET}$  I/O is driven to the active state, the 200 msec timer will begin to time the reset interval. If external reset is shorter than 200 ms, Reset outputs will remain active at least 200 ms.

### Monitoring Two Voltages

The CAT1026 and CAT1027 feature a second voltage sensor,  $V_{SENSE}$ , which drives the open drain  $V_{LOW}$  output low whenever the input voltage is below 1.25V. The auxiliary voltage monitor timing is shown in Figure 2.

By using an external resistor divider the sense circuitry can be set to monitor a second supply in the system. The circuit shown in Figure 3 provides an externally adjustable threshold voltage,  $V_{TH\_ADJ}$  to monitor the auxiliary voltage. The low leakage current at  $V_{SENSE}$  allows the use of large value resistors, to reduce the system power consumption. The  $V_{LOW}$  output can be externally connected to the RESET output to generate a reset condition when either of the supplies is invalid. In other applications,  $V_{LOW}$  signal can be used to interrupt the system controller for an impending power failure notification.

### Data Protection

The CAT1026 and CAT1027 devices have been designed to solve many of the data corruption issues that have long been associated with serial EEPROMs. Data corruption occurs when incorrect data is stored in a memory location which is assumed to hold correct data.

Whenever the device is in a Reset condition, the embedded EEPROM is disabled for all operations, including write operations. If the Reset output(s) are active, in progress communications to the EEPROM are aborted and no new communications are allowed. In this condition an internal write cycle to the memory can not be started, but an in progress internal non-volatile memory write cycle can not be aborted. An internal write cycle initiated before the Reset condition can be successfully finished if there is enough time (5ms) before  $V_{CC}$  reaches the minimum value of 2V.

In addition, to avoid data corruption due to the loss of power supply voltage during the memory internal write operation, the system controller should monitor the unregulated DC power. Using the second voltage sensor,  $V_{SENSE}$ , to monitor an unregulated power supply, the CAT1026 and CAT1027 signals an impending power failure by setting  $V_{LOW}$  low.

### Watchdog Timer

The Watchdog Timer provides an independent protection for microcontrollers. During a system failure, the CAT1027 device will provide a reset signal after a time-out interval of 1.6 seconds for a lack of activity. CAT1027 is designed with the Watchdog timer feature on the WDI pin. If WDI does not toggle within 1.6 second intervals, the reset condition will be generated on reset output. The watchdog timer is cleared by any transition on monitored line.

As long as reset signal is asserted, the watchdog timer will not count and will stay cleared.

Figure 1. RESET Output Timing




Figure 2. Auxiliary Voltage Monitor Timing





Figure 3. Auxiliary Voltage Monitor



$$V_{TH-ADJ} = V_{REF} \times \frac{R_1 + R_2}{R_2} = 1.25V \times \frac{R_1 + R_2}{R_2}$$



## EMBEDDED EEPROM OPERATION

The CAT1026 and CAT1027 feature a 2kbit embedded serial EEPROM that supports the I<sup>2</sup>C Bus data transmission protocol. This Inter-Integrated Circuit Bus protocol defines any device that sends data to the bus to be a transmitter and any device receiving data to be a receiver. The transfer is controlled by the Master device which generates the serial clock and all START and STOP conditions for bus access. Both the Master device and Slave device can operate as either transmitter or receiver, but the Master device controls which mode is activated.

### I<sup>2</sup>C Bus Protocol

The features of the I<sup>2</sup>C bus protocol are defined as follows:

- (1) Data transfer may be initiated only when the bus is not busy.
- (2) During a data transfer, the data line must remain stable whenever the clock line is high. Any changes in the data line while the clock line is high will be interpreted as a START or STOP condition.

### START Condition

The START Condition precedes all commands to the

device, and is defined as a HIGH to LOW transition of SDA when SCL is HIGH. The CAT1026 and CAT1027 monitor the SDA and SCL lines and will not respond until this condition is met.

### STOP Condition

A LOW to HIGH transition of SDA when SCL is HIGH determines the STOP condition. All operations must end with a STOP condition.


## DEVICE ADDRESSING

The Master begins a transmission by sending a START condition. The Master sends the address of the particular slave device it is requesting. The four most significant bits of the 8-bit slave address are programmable in metal and the default is 1010.


The last bit of the slave address specifies whether a Read or Write operation is to be performed. When this bit is set to 1, a Read operation is selected, and when set to 0, a Write operation is selected.

After the Master sends a START condition and the slave address byte, the CAT1026 and CAT1027 monitor the bus and responds with an acknowledge (on the SDA line) when its address matches the transmitted slave address. The CAT1026 and CAT1027 then perform a Read or Write operation depending on the R/W bit.

**Figure 4. Bus Timing**



**Figure 5. Write Cycle Timing**



## ACKNOWLEDGE

After a successful data transfer, each receiving device is required to generate an acknowledge. The acknowledging device pulls down the SDA line during the ninth clock cycle, signaling that it received the 8 bits of data.

The CAT1026 and CAT1027 respond with an acknowledge after receiving a START condition and its slave address. If the device has been selected along with a write operation, it responds with an acknowledge after receiving each 8-bit byte.

When the CAT1026 and CAT1027 begin a READ mode it transmits 8 bits of data, releases the SDA line and monitors the line for an acknowledge. Once it receives this acknowledge, the CAT1026 and CAT1027 will continue to transmit data. If no acknowledge is sent by the Master, the device terminates data transmission and waits for a STOP condition.

## WRITE OPERATIONS

### Byte Write

In the Byte Write mode, the Master device sends the START condition and the slave address information (with the R/W bit set to zero) to the Slave device. After the Slave generates an acknowledge, the Master sends a 8-bit address that is to be written into the address pointers of the device. After receiving another acknowledge from the Slave, the Master device transmits the data to be written into the addressed memory location. The CAT1026 and CAT1027 acknowledge once more and the Master generates the STOP condition. At this time, the device begins an internal programming cycle to non-volatile memory. While the cycle is in progress, the device will not respond to any request from the Master device.

Figure 6. Start/Stop Timing




Figure 7. Acknowledge Timing




Figure 8. Slave Address Bits

Default Configuration

1	0	1	0	0	0	0	R/W
---	---	---	---	---	---	---	-----


## Page Write

The CAT1026 and CAT1027 write up to 16 bytes of data in a single write cycle, by using the Page Write operation. The page write operation is initiated in the same manner as the byte write operation, however instead of terminating after the initial byte is transmitted, the Master is allowed to send up to 15 additional bytes. After each byte has been transmitted, the CAT1026 and CAT1027 will respond with an acknowledge and internally increment the lower order address bits by one. The high order bits remain unchanged.


If the Master transmits more than 16 bytes before sending the STOP condition, the address counter 'wraps around,' and previously transmitted data will be overwritten.

When all 16 bytes are received, and the STOP condition has been sent by the Master, the internal programming cycle begins. At this point, all received data is written to the CAT1026 and CAT1027 in a single write cycle.

**Figure 9. Byte Write Timing**



**Figure 10. Page Write Timing**




### Acknowledge Polling

Disabling of the inputs can be used to take advantage of the typical write cycle time. Once the stop condition is issued to indicate the end of the host's write operation, the CAT1026 and CAT1027 initiate the internal write cycle. ACK polling can be initiated immediately. This involves issuing the start condition followed by the slave address for a write operation. If the device is still busy with the write operation, no ACK will be returned. If a write operation has completed, an ACK will be returned and the host can then proceed with the next read or write operation.

### Read Operations

The READ operation for the CAT1026 and CAT1027 is initiated in the same manner as the write operation with one exception, the  $R/\bar{W}$  bit is set to one. Three different READ operations are possible: Immediate/Current Address READ, Selective/Random READ and Sequential READ.

**Figure 11. Immediate Address Read Timing**



### Immediate/Current Address Read

The CAT1026 and CAT1027 address counter contains the address of the last byte accessed, incremented by one. In other words, if the last READ or WRITE access was to address N, the READ immediately following would access data from address N+1. For all devices,  $N=E=255$ . The counter will wrap around to Zero and continue to clock out valid data for the 2K devices. After the CAT1026 and CAT1027 receive a slave address (with the  $R/\bar{W}$  bit set to one), an acknowledge is issued, and the requested 8-bit byte is transmitted. The master device does not send an acknowledge, but will generate a STOP condition.

### Selective/Random Read


Selective/Random READ operations allow the Master device to select at random any memory location for a READ operation. The Master device first performs a 'dummy' write operation by sending the START condition, slave address and byte addresses of the location it wishes to read. After the CAT1026 and CAT1027 acknowledge, the Master device sends the START condition and the slave address again, this time with the  $R/\bar{W}$  bit set to one. The CAT1026 and CAT1027 then respond with an acknowledge and sends the 8-bit byte requested. The master device does not send an acknowledge but will generate a STOP condition.

### Sequential Read


The Sequential READ operation can be initiated by either the Immediate Address READ or Selective READ operations. After the CAT1026 and CAT1027 send the initial 8-bit byte requested, the Master responds with an acknowledge which tells the device it requires more data. The CAT1026 and CAT1027 will continue to output an 8-bit byte for each acknowledge, thus sending the STOP condition.

The data being transmitted from the CAT1026 and CAT1027 is sent sequentially with the data from address N followed by data from address N+1. The READ operation address counter increments all of the CAT1026 and CAT1027 address bits so that the entire memory array can be read during one operation.

**Figure 12. Selective Read Timing**






**Figure 13. Sequential Read Timing**




## PACKAGE OUTLINES

## TDFN 3X4.9 PACKAGE (RD2)




## NOTE:

1. ALL DIMENSION ARE IN mm. ANGLES IN DEGREES.
2. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS. COPLANARITY SHALL NOT EXCEED 0.08mm.
3. WARPAGE SHALL NOT EXCEED 0.10mm.
4. PACKAGE LENGTH / PACKAGE WIDTH ARE CONSIDERED AS SPECIAL CHARACTERISTIC(S).
5. REFER TO JEDEC MO-229, FOOTPRINTS ARE COMPATIBLE TO 8 MSOP.




### TDFN 3X3 PACKAGE (RD4)



- NOTE:
1. ALL DIMENSION ARE IN mm. ANGLES IN DEGREES.
  2. COPLANARITY SHALL NOT EXCEED 0.08 mm.
  3. WARPAGE SHALL NOT EXCEED 0.10 mm.
  4. PACKAGE LENGTH / PACKAGE WIDTH ARE CONSIDERED AS SPECIAL CHARACTERISTIC(S)
  5. REFER JEDEC MO-229 / WEEC

## Ordering Information



## Note:

- (1) The device used in the above example is a CAT1026SI-30TE13 (Supervisory circuit with I<sup>2</sup>C serial 2k CMOS EEPROM, SOIC, Industrial Temperature, 3.0-3.15V Reset Threshold Voltage, Tape and Reel).



---

**Copyrights, Trademarks and Patents**

Trademarks and registered trademarks of Catalyst Semiconductor include each of the following:

DPP <sup>TM</sup>    AE<sup>2</sup> <sup>TM</sup>

Catalyst Semiconductor has been issued U.S. and foreign patents and has patent applications pending that protect its products. For a complete list of patents issued to Catalyst Semiconductor contact the Company's corporate office at 408.542.1000.

*CATALYST SEMICONDUCTOR MAKES NO WARRANTY, REPRESENTATION OR GUARANTEE, EXPRESS OR IMPLIED, REGARDING THE SUITABILITY OF ITS PRODUCTS FOR ANY PARTICULAR PURPOSE, NOR THAT THE USE OF ITS PRODUCTS WILL NOT INFRINGE ITS INTELLECTUAL PROPERTY RIGHTS OR THE RIGHTS OF THIRD PARTIES WITH RESPECT TO ANY PARTICULAR USE OR APPLICATION AND SPECIFICALLY DISCLAIMS ANY AND ALL LIABILITY ARISING OUT OF ANY SUCH USE OR APPLICATION, INCLUDING BUT NOT LIMITED TO, CONSEQUENTIAL OR INCIDENTAL DAMAGES.*

Catalyst Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Catalyst Semiconductor product could create a situation where personal injury or death may occur.

Catalyst Semiconductor reserves the right to make changes to or discontinue any product or service described herein without notice. Products with data sheets labeled "Advance Information" or "Preliminary" and other products described herein may not be in production or offered for sale.

Catalyst Semiconductor advises customers to obtain the current version of the relevant product information before placing orders. Circuit diagrams illustrate typical semiconductor applications and may not be complete.

---



**CATALYST**

Catalyst Semiconductor, Inc.

Corporate Headquarters

1250 Borregas Avenue

Sunnyvale, CA 94089

Phone: 408.542.1000

Fax: 408.542.1200

[www.catalyst-semiconductor.com](http://www.catalyst-semiconductor.com)

Publication #: 3010

Revision: E

Issue date: 4/11/03

Type: Preliminary