


# STSR3

## SYNCHRONOUS RECTIFIERS SMART DRIVER FOR FLYBACK

- SUPPLY VOLTAGE RANGE: 4V TO 5.5V
- TYPICAL PEAK OUTPUT CURRENT: (SOURCE 2A, SINK 3.5A)
- **OPERATING FREQUENCY: 30 TO 750 KHz**
- SMART TURN-OFF ANTICIPATION TIMING
- AUTOMATIC TURN OFF FOR DUTY CYCLE LESS THAN 14%
- POSSIBILITY TO OPERATE IN DISCONTINUOUS MODE


#### DESCRIPTION

STSR3 Smart Driver IC provides a high current outputs to properly drive secondary Power Mosfets using as Synchronous Rectifier in low output voltage, high efficency Flyback Converters. From a synchronouzing clock input, withdrawn on the secondary side of the isolation transformer, the IC generates a driving signal with set dead times with respect to the primary side PWM signal. The IC operation prevents secondary side shoot-through conditions at turn-on of the primary



switch providing anticipation in turn-off the output. This smart function is implemented by a fast cycle-after-cycle logic control mechanism, based on a high frequency oscillator synchronized by the clock signal. This anticipation is externally set through external component. A special Inhibit function allows to shut-off the drive output. This feature makes discontinuous conduction mode possible and avoids reverse conduction of the synchronous rectifies.

#### SCHEMATIC DIAGRAM



#### **ABSOLUTE MAXIMUM RATINGS**

| Symbol               | Parameter  |                          | Value            | Unit |
|----------------------|--|--------------------------|------------------|------|
| V <sub>CC</sub>      | DC Input Voltage   |                          | -0.3 to 6        | V    |
| V <sub>OUTGATE</sub> | Max Gate Drive Output Voltage  |                          | -0.3 to $V_{CC}$ | V    |
| V <sub>INHIBIT</sub> | Max INHIBIT Voltage (*)  |                          | -0.6 to $V_{CC}$ | V    |
| V <sub>CK</sub>      | Clock Input Voltage Range (*)  |                          | -0.3 to $V_{CC}$ | V    |
| P <sub>TOT</sub>     | Continuous Power Dissipation at T <sub>A</sub> =105°C without heatsink |                          | 270              | mW   |
| ESD                  | Human Body Model   | Pins 1,,2, 4, 5, 6, 7, 8 | ±1               | KV   |
|                      |  | Pin 3                    | ±0.9             | KV   |
| T <sub>stg</sub>     | Storage Temperature Range  |                          | -55 to +150      | °C   |
| T <sub>op</sub>      | Operating Junction Temperature Range                                   |                          | -40 to +125      | °C   |

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied. (\*) A higher positive voltage level can be applied to the pin with a resistor which limits the current flowing into the pin to 10mA maximum

#### THERMAL DATA


| Symbol               | Parameter                               | SO-8 | Unit |
|----------------------|---|------|------|
| R <sub>thj-amb</sub> | Thermal Resistance Junction-case        | 40   | °C/W |
| R <sub>thj-amb</sub> | Thermal Resistance Junction-ambient (*) | 160  | °C/W |

(\*) This value is referred to one layer pcb board with minimum copper connections for the leads. a minimum value of 120 °C/W can be obtained improving thermal conductivity of the board

#### **ORDERING CODES**

| ТҮРЕ  | SO-8    | SO-8 (T&R) |
|-------|---------|------------|
| STSR3 | STSR3CD | STSR3CD-TR |

#### **CONNECTION DIAGRAM** (top view)



#### **PIN DESCRIPTION**


| Pin N° | Symbol              | Name and Function  |
|--------|---------------------|--|
| 1      | NC                  | No internally connected  |
| 2      | V <sub>CC</sub>     | The supply voltage range from 4.0V to 5.5V allows applications with logic gate threshold mosfets. UVLO feature guarantees proper start-up while it avoids undesirable driving during eventual dropping of the supply voltage.  |
| 3      | SET <sub>ANT</sub>  | The voltage on this pin sets the anticipation ( $t_{ANT1}$ ) in turning off the OUT <sub>GATE</sub> It is possible to choose among three different anticipation times by discrete partitioning of the supply voltage.  |
| 4      | СК                  | This input provides synchronization for IC's operations, being the transitions between the two output conditions based on a positive threshold, equal for the two slopes. A smart internal control logic mechanism using a 15MHz internal oscillator generates proper anticipation timing at the turn-off of each output. This feature allows safe turn-off of Synchronous Rectifiers avoiding any eventual shoot-through situation on secondary side at both transitions. Smart clock revelation mechanism makes these operations independent by false triggering pulses generated in light load conditions and by particular demagnetization techniques. Absolute maximum voltage rating of the pin can be exceeded limiting the current flowing into the pin to 10mA max. |
| 5      | INHIBIT             | This input enables $OUT_{GATE}$ to work when its voltage is lower than the negative threshold voltage ( $V_{INHIBIT}$ < $V_{H}$ ). If $V_{INHIBIT}$ > $V_{H}$ the $OUT_{GATE}$ will be high for a minimum conduction time ( $t_{ON(GATE)}$ ). In typical forward converter application, it is possible to turn off the freewheeling MOSFET when the current through it tends to reverse, allowing discontinuous conduction mode and providing protection to the converter from eventual sinking current from the load. Absolute maximum voltage rating of the pin can be exceeded limiting the current flowing into the pin to 10mA max.   |
| 6      | SGLGND              | Reference for all the control logic signals. This pin is completely separated from the PWRGND to prevent eventual disturbances to affect the control logic.  |
| 7      | OUT <sub>GATE</sub> | Gate Drive signal for Freewheeling MOSFET. Anticipation $[t_{ANT}]$ in turning off $OUT_{GATE}$ is provided during the transition in which the clock input goes to high when the clock input goes to high level.   |
| 8      | PWRGND              | Reference for power signals, this pin carries the full peak currents for the two outputs.  |

**ELECTRICAL CHARACTERISTICS** ( $V_{CC}$ =5V, CK= 250kHz, duty-cycle=50%,  $V_{INHIBIT}$ =-200mV,  $T_{J}$ =-40 to 125°C, unless otherwise specified.)


| Symbol                | Parameter   | Test Conditions  | Min. | Тур. | Max. | Unit |
|-----------------------|---|--|------|------|------|------|
| SUPPLY IN             | PUT AND UNDER VOLTAG                                      | E LOCK OUT   | I    |      |      |      |
| V <sub>CCON</sub>     | Start Threshold   |  |      | 3.8  | 4    | V    |
| V <sub>CCOFF</sub>    | Turn OFF Threshold After<br>Start                         |  | 3.5  | 3.6  |      | V    |
| VZ                    | Zener Voltage   | CK=0V I <sub>Z</sub> = 2mA   | 5.5  | 5.8  | 6    | V    |
| I <sub>CC</sub>       | Unloaded Supply Current                                   | OUT <sub>GATE</sub> = no load  |      | 15   | 20   | mA   |
|                       |   | CK=0V OUT <sub>GATE</sub> = no load  |      | 3    | 5    |      |
| GATE DRI              | VER OUTPUTS   |  |      |      |      |      |
| V <sub>OL</sub>       | Output Low Voltage  | I <sub>OUTGATE</sub> =-200mA   |      | 0.10 | 0.16 | V    |
| V <sub>OH</sub>       | Output High Voltage                                       | I <sub>OUTGATE</sub> =200mA  | 4.70 | 4.85 |      | V    |
| I <sub>OUT</sub>      | Output Source Peak<br>Current                             |  |      | 2    |      | А    |
|                       | Output Sink Peak Current                                  |  |      | 3.5  |      |      |
| R <sub>OUT</sub>      | Output Series Source<br>Resistance                        | I <sub>OUTGATE</sub> =-200mA   |      | 0.75 | 1.5  | Ω    |
|                       | Output Series Sink<br>Resistance                          | I <sub>OUTGATE</sub> =200mA  |      | 0.5  | 0.8  |      |
| t <sub>R</sub>        | OUT <sub>GATE1,2</sub> Rise Time                          | ge $I_{OUTGATE}$ =-200mA       0.10       0.16         age $I_{OUTGATE}$ =200mA       4.70       4.85         eak       2       2         accurrent       3.5       3.5         urce $I_{OUTGATE}$ =-200mA       0.75       1.5         nk $I_{OUTGATE}$ =200mA       0.5       0.8         Time $C_{LOAD}$ =5nF (Note 1)       40       40         Time $C_{LOAD}$ =5nF (Note 1)       30       10         n Delay to       No Load       50       50         GATE       VANT = 0 to 1/3V <sub>CC</sub> ; no load       75       15         rIME       VANT = 1/3V <sub>CC</sub> to 2/3V <sub>CC</sub> ; no load       150       150         (Note 2)       -0.1       0.1       0.1         e       T_J = 25°C       -30       -25 |      |      | ns   |      |
| t <sub>F</sub>        | OUT <sub>GATE1,2</sub> Fall Time                          | C <sub>LOAD</sub> =5nF (Note 1) 30   |      | 30   |      | ns   |
| t <sub>P</sub>        | Clock Propagation Delay to Turn ON of OUT <sub>GATE</sub> | No Load  |      | 50   |      | ns   |
| TURN-OFF              | ANTICIPATION TIME   |  |      |      |      |      |
| t <sub>ANT</sub>      | OUT <sub>GATE</sub> Turn-off                              | $V_{ANT} = 0$ to $1/3V_{CC}$ ; no load   |      | 75   |      | ns   |
|                       | Anticipation Time   | $V_{ANT} = 1/3V_{CC}$ to $2/3V_{CC}$ ; no load   |      | 150  |      |      |
|                       |   | $V_{ANT} = 2/3V_{CC}$ to $V_{CC}$ ; no load  |      | 225  |      |      |
| ISETANT               | Leakage Current (Note 2)                                  |  | -0.1 |      | 0.1  | μA   |
| INHIBIT O             | UT <sub>GATE2</sub> ENABLE                                |  |      | 1    |      |      |
| V <sub>H</sub>        | Threshold Voltage   | T <sub>J</sub> = 25°C  | -30  | -25  |      | mV   |
| Ι <sub>Η</sub>        | Leakage Current (Note 2)                                  | V <sub>INHIBIT</sub> = 200mV   |      | -400 |      | nA   |
|                       |   | V <sub>INHIBIT</sub> = -200mV  |      |      | 1    | μA   |
| t <sub>ON(GATE)</sub> | Minimum OUT <sub>GATE</sub> On time                       | V <sub>INHIBIT</sub> = +200mV  |      | 250  |      | ns   |
| , ,                   |   | 1  | 1    | 1    | 1    |      |
| V <sub>CK</sub>       | Reference Voltage   | T <sub>J</sub> = 25°C  |      | 2.6  | 2.8  | V    |
| D <sub>OFF</sub>      | Duty Cycle Shut Down                                      | T <sub>J</sub> = 25°C  | 13   | 14   |      | %    |
| 2                     | Duty Cycle Turn ON after<br>Shut Down                     | $T_{J} = 25^{\circ}C$  |      | 18   | 20   |      |

Note1:  $t_R$  is measured between 10% and 90% of the final voltage;  $t_F$  is measured between 90% and 10% on the initial voltage Note2: Parameter guaranteed by design

#### TIMING DIAGRAM



#### **APPLICATION INFORMATION : STSR2 IN FORWARD CONVERTER SECONDARY SIDE**



- NOTES 1) Ceramic Capacitors C1 and C2 must be placed very close to the IC; 2) R1 and R2 set the anticipation time by partitioning the Vcc voltage; 3) R3 and R4 is a resistor divider meant to provide the correct Ck voltage range;
- 4) R5 limits the current flowing through diode D2 when Freewheeling drain voltage is high;
  5) D1 could be necessary to protect INHIBIT pin from negative voltages.
  6) D2 could be necessary to protect INHIBIT pin from voltages higher than Vcc
  7) D3 could be necessary to protect CK pin from voltages higher than Vcc.
  8) SCI CND by wat tases much as individe OUT.

- 9) SGLGND layout trace must not include OUT<sub>GATE</sub> current paths.
   9) A capacitor in parallel with R4 could be necessary to eliminate turn off voltage spike.



#### **EXAMPLE OF COMPONENTS SELECTION FOR A FORWARD CONVERTER**

Forward Specification: V<sub>IN</sub>=36-72V

V<sub>OUT</sub>=3.3V

n=Np/Ns=4.5

 $R_3$  and  $R_4$  are calculated assuring a minimum voltage of 2.8V at Ck pin. At 36V input, the voltage on the secondary winding is 36/4.5=8V. Choosing  $R_3$ =1.5K $\Omega$ ,  $R_4$  results to be:

$$R_{4} \ge \frac{V_{CK} + I_{CK(2.8)} \times R_{3}}{V_{IN} - I_{CK(2.8)} \times R_{3} - V_{CK}} = 1k\Omega \times \frac{2.8V + 220\mu A \times 1.5k\Omega}{8V - 220\mu A \times 1.5k\Omega - 2.8V} = 965\Omega$$

 $R_4=1k\Omega$  is chosen. At 72V input the current at Ck pin is calculated as:

$$I_{CK} = \frac{V_{IN(max)} - V_{CC} - 0.3}{R_3} = \frac{16 - 5 - 0.3}{1.5 k\Omega} = 7.13 \text{ mA}$$


This value is below the maximum allowable current flowing into the Ck pin (10mA). If the 10mA value is exceeded an external diode connected to  $V_{CC}$  must be added (D3).

 $R_1$  and  $R_2$  values set the anticipation time for OUT<sub>GATE</sub>. For  $R_1=\infty$  and  $R_2=0$ ,  $t_{ANT}=75$ ns; for  $R_1=R_2=10$ k $\Omega$ ,  $t_{ANT}=150$ ns; for  $R_1=0$  and  $R_2=\infty$ ,  $t_{ANT}=225$ ns.

The RC group composed by  $R_5$  and the parasitic capacitance of Inhibit pin (typically 5pF) delays the signal on Inhibit comparator. This delay must be lower than 200ns. This condition imposes a maximum value for  $R_5$  of about 20k $\Omega$ .


In general a suggested value for R<sub>5</sub> is 10k $\Omega$ . At 72V input, the secondary voltage is 16V, so the maximum current flowing into Inhibit pin is 16V/10k $\Omega$ =1.6mA which is below the maximum allowable current for the pin (10mA). If the 10mA value is exceeded an external diode (D2) connected to V<sub>CC</sub> must be added.

The maximum negative voltage of -0.6V must be guaranteed for the Inhibit pin. If this negative voltage is exceeded the current must be limited to 50mA. If necessary, a diode (D1) connected to SGLGND can be added to satisfy this specification.



## INHIBIT OPERATION OF $\mathsf{OUT}_\mathsf{GATE}$ IN DISCONTINUOUS CONDUCTION MODE

## INHIBIT OPERATION OF OUT<sub>GATE</sub>



### **TYPICAL PERFORMANCE CHARACTERISTICS** (unless otherwise specified $T_i = 25^{\circ}C$

Figure 1 : Zener Characteristics







Figure 2 : Rise and Fall Time vs Load Capacitor








**Figure 4 :** Sink-Source ON Resistance vs Temperature



**Figure 5** : Clock Threshold Voltage vs Temperature



**Figure 6 :** INHIBIT Threshold Voltage vs Temperature




Figure 7 : Supply Current vs Load Capacitor




Figure 8 : Supply Current vs Clock Frequency






Figure 9 : GATE ON Time vs Temperature








Figure 11 : Duty Cycle Turn ON After Shut Down vs Temperature






Figure 12 : Clock Leakage Current vs Clock Voltage



| DIM. |      | mm.  |      | inch   |       |       |
|------|------|------|------|--------|-------|-------|
|      | MIN. | ТҮР  | MAX. | MIN.   | TYP.  | MAX.  |
| А    |      |      | 1.75 |        |       | 0.068 |
| a1   | 0.1  |      | 0.25 | 0.003  |       | 0.009 |
| a2   |      |      | 1.65 |        |       | 0.064 |
| a3   | 0.65 |      | 0.85 | 0.025  |       | 0.033 |
| b    | 0.35 |      | 0.48 | 0.013  |       | 0.018 |
| b1   | 0.19 |      | 0.25 | 0.007  |       | 0.010 |
| С    | 0.25 |      | 0.5  | 0.010  |       | 0.019 |
| c1   |      |      | 45°  | (typ.) |       |       |
| D    | 4.8  |      | 5.0  | 0.189  |       | 0.196 |
| Е    | 5.8  |      | 6.2  | 0.228  |       | 0.244 |
| е    |      | 1.27 |      |        | 0.050 |       |
| e3   |      | 3.81 |      |        | 0.150 |       |
| F    | 3.8  |      | 4.0  | 0.149  |       | 0.157 |
| L    | 0.4  |      | 1.27 | 0.015  |       | 0.050 |



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2002 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - United States. © http://www.st.com

