

Dual P-Channel 30-V (D-S) MOSFET

CHARACTERISTICS


- P-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS
- Apply for both Linear and Switching Application
- Accurate over the -55 to 125°C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

DESCRIPTION

The attached spice model describes the typical electrical characteristics of the p-channel vertical DMOS. The subcircuit mode is extracted and optimized over the -55 to 125°C temperature ranges under the pulsed 0-to-10V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched C_{gd} model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

SUBCIRCUIT MODEL SCHEMATIC



This document is intended as a SPICE modeling guideline and does not constitute a commercial product data sheet. Designers should refer to the appropriate data sheet of the same number for guaranteed specification limits.

SPICE Device Model Si7943DP

Vishay Siliconix









| SPECIFICATIONS (T _J = 25°C UNLESS OTHERWISE NOTED) | | | | | |
|---|---------------------|--|----------------|---------------|------|
| Parameter | Symbol | Test Condition | Simulated Data | Measured Data | Unit |
| Static | | | | | |
| Gate Threshold Voltage | V _{GS(th)} | V _{DS} = V _{GS} , I _D = -250μA | 1.1 | | V |
| On-State Drain Current ^a | I _{D(on)} | V _{DS} = -5V, V _{GS} = -10V | 235 | | A |
| Drain-Source On-State Resistance ^a | r _{DS(on)} | V _{GS} = -10V, I _D = -9.4A | 0.020 | 0.020 | Ω |
| | | V _{GS} = -4.5V, I _D = -8.6A | 0.024 | 0.024 | |
| | | V _{GS} = -2.5V, I _D = -3A | 0.036 | 0.037 | |
| Forward Transconductance ^a | g _{fs} | V _{DS} = -15V, I _D = -9.4A | 23 | 15 | S |
| Diode Forward Voltage ^a | V _{SD} | I _S = -2.9A, V _{GS} = 0V | -0.81 | -0.80 | V |
| Dynamic^b | | | | | |
| Total Gate Charge | Q _g | V _{DS} = -15V, V _{GS} = -4.5V, I _D = -9.4A | 25 | 23.5 | nC |
| Gate-Source Charge | Q _{gs} | | 8.5 | 8.5 | |
| Gate-Drain Charge | Q _{gd} | | 5 | 5 | |
| Turn-On Delay Time | t _{d(on)} | V _{DD} = -15V, R _L = 15Ω I _D ≅ -1A, V _{GEN} = -10V, R _G = 6Ω | 17 | 18 | ns |
| Rise Time | t _r | | 22 | 40 | |
| Turn-Off Delay Time | t _{d(off)} | | 53 | 100 | |
| Fall Time | t _f | | 73 | 60 | |
| Source-Drain Reverse Recovery Time | t _{rr} | I _F = -2.9A, di/dt = 100 A/μs | 47 | 50 | |

Notes

- a. Pulse test; pulse width ≤ 300 μs, duty cycle ≤ 2%.
- b. Guaranteed by design, not subject to production testing.



COMPARISON OF MODEL WITH MEASURED DATA ($T_J=25^\circ\text{C}$ UNLESS OTHERWISE NOTED)



Note: Dots and squares represent measured data.