

# 2W STEREO AUDIO AMPLIFIER

#### ■ DESCRIPTION

As a stereo audio speaker which is operating on a single 5V supply, the UTC **PA3428** is capable of delivering 2W of output power per channel into  $4\Omega$  loads with less than 1% THD+N.

Way of two terminals (GAIN0 and GAIN1) can configured and control the amplifier gain. It also provide gain settings of 2, 6, 12, and 24V/V.


Other features include internal gain control which requires few external components, an active-low shutdown mode input and thermal shutdown protection.

#### ■ FEATURES

- \* Internal Depop circuitry
- \* Output power at 1% THD+N Supply voltage:5V Delivering 2.0W into a  $4\Omega$  load Delivering 1.2W into a  $8\Omega$  load
- \* Tow mode:

  Bridge-tied Load (BTL),


  Single-ended (SE)
- \* Stereo input signal
- \* Fully differential input
- \* Gain control Internally
- \* Differential Input fully




Lead-free: PA3428L Halogen-free: PA3428G

### ■ ORDERING INFORMATION

Ordering Number			Dookago	Dooking	
Normal	Lead Free	Halogen Free	Package	Packing	
PA3428-N24-R	PA3428L-N24-R	PA3428G-N24-R	TSSOP-24	Tape Reel	
PA3428-N24-T	PA3428L-N24-T	PA3428G-N24-T	TSSOP-24	Tube	



# PIN CONFIGURATION



# ■ PIN DESCRIPTION

PIN NO	PIN NAME	I/O	DESCRIPTION
1,12,13,24	GND/HS		Ground, connected to thermal pad directly.
11	BYPASS		Connected to voltage divider
2	GAIN0	ı	For gain control: Bit 0
3	GAIN1	ı	For gain control: Bit 1
5	LLINEIN	ı	Line input for Left channel, available when pin17 is held low.
6	LPHIN	ı	Headphone input Left channel, available when pin17 is held high.
7,18	$PV_{DD}$	ı	Supply voltage
8	R <sub>IN</sub>	I	Differential input for Right channel. And for single-ended inputs is also AC ground.
10	L <sub>IN</sub>	I	Differential input for Left channel. And for single-ended inputs is also AC ground.
14	PC-BEEP	ı	PC-BEEP mode input. When at least eight continuous > 1-V <sub>PP</sub> square waves is input to this pin, PC-BEEP is enabled.
15	SE/BTL	I	Low for BTL mode, high for SE mode.
17	HP/LINE	-	Input of MUX control. Being high to select the inputs of Pin6, 20, and low to select inputs of PIN 5, 23.
19	$V_{DD}$		Analog V <sub>DD</sub> Supply voltage
20	RHPIN	Į	Right channel headphone input, selected when HP/LINE pin is held high.
22	SHUTDOWN		in shutdown mode when held low, expect PC-BEEP remains active.
23	RLINEIN	I	Headphone input right channel, available when pin17 is held low.
4	L <sub>OUT+</sub>	0	Positive output for Left channel in BTL mode, positive output in SE mode.
9	L <sub>OUT</sub> -	0	Negative output for Left channel, and high impedance in SE mode.
16	R <sub>OUT-</sub>	0	Negative output for Right channel, and high impedance in SE mode.
21	R <sub>OUT+</sub>	0	Positive output for right channel in BTL mode, positive output in SE mode.

# ■ ABSOLUTE MAXIMUM RATING

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage	$V_{CC}$	6	V
Power Dissipation T <sub>A</sub> ≤25°C	$P_{D}$	2.7	W
Operating Free-Air Temperature Range	T <sub>A</sub>	-40~+85	°C
Operating Junction Temperature Range	TJ	150	°C
Storage Temperature Range	T <sub>STG</sub>	-65~+150	°C

Note: Absolute maximum ratings are those values beyond which the device could be permanently damaged. Absolute maximum ratings are stress ratings only and functional device operation is not implied.

# ■ ELECTRICAL CHARACTERISTICS (T<sub>A</sub>=25°C)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
DC ELECTRICAL CHARACTERISTICS							
Supply voltage	$V_{DD}$		4.5	5	5.5	V	
High-Level Input voltage	$V_{IH}$	SHUTDOWN,SE/BTL, HP/LINE, GAIN0, GAIN1				V	
Low-Level Input voltage	$V_{IL}$	SHUTDOWN,SE/BTL, HP/LINE,GAIN0, GAIN1			1	V	
DC Differential Output Voltage	V <sub>OUT(DIFF)</sub>	V <sub>DD</sub> = 5V,Gain = 2V/V		5	50	mV	
Supply Current in Mute Mode	I <sub>DD</sub>	V <sub>DD</sub> = 5V, Stereo BTL		7.5	13	mA	
	_	V <sub>DD</sub> = 5V, Stereo SE		4	7		
Supply Current, Shutdown Mode	I <sub>DD(SD)</sub>	V <sub>DD</sub> = 5V	L	160	300	μA	
AC ELECTRICAL CHARACTERISTI	$\mathbf{CS} \ \mathbf{V}_{\mathrm{DD}} = 5.0$		ed	1	1		
		THD =1%, BTL, $R_L$ =4 $\Omega$ , G=2V/V		2		w	
	P <sub>OUT</sub>	THD =1%, BTL, $R_L$ =8 $\Omega$ , G=2V/V		1.25			
Output Power		THD =10%, BTL, $R_L$ =4 $\Omega$ , G=2V/V		2.5			
		THD =10%, BTL, $R_L$ =8 $\Omega$ , G=2V/V		1.6			
		THD =0.1%, SE, $R_L$ =32 $\Omega$		85		mW	
	THD+N	$P_{OUT}$ =1.6W, BTL, $R_L$ = $4\Omega$ , G=2V/V		100			
Total Harmonic Distortion Plus Noise		$P_{OUT}$ =1W, BTL, $R_L$ = 8 $\Omega$ , G=2V/V		60		m0/	
Total Harmonic Distortion Flus Noise		$P_{OUT}$ =75mW, SE, $R_L$ =32 $\Omega$		80	m%		
		$V_I=1V$ , BTL, $R_L=10k\Omega$ , SE		30			
Max Output Power Bandwidth	Вом	THD =5%		15		kHz	
Power Supply Ripple Rejection	PSRR	F=1kHz, BTL, G=2V/V, C <sub>BYP</sub> =1µF		68		V/V	
Channel-to-Channel		E 4111		00		\ / O /	
Output Separation		F=1kHz		80		V/V	
Line/HP Input Separation				80		V/V	
BTL Attenuation (SE mode)				85		V/V	
Signal-to-Noise Ratio	SNR	P <sub>OUT</sub> =500mW, BTL, G=2V/V		90		V/V	
Output Noise Voltage	eN	BTL,G=2V/V, A Weighted filter		45		μV(rms)	

Note: Output power is measured at the output terminals of the IC at 1kHz.

#### APPLICATION INFORMATION

#### **Shutdown Mode Operating**

INPUT			AMPLIFIER		
HP/LINE	SE/BTL	SHUTDOWN	INPUT	OUTPUT	
X	X	L	X	MUTE	
L	L	Н	LINE	BTL	
L	Н	Н	LINE	SE	
Н	L	Н	HEADPHONE	BTL	
Н	Н	Н	HEADPHONE	SE	

X: Ignore L: Low H: High

#### C<sub>I</sub> (Input Capacitor)

The value of  $C_1$  is important to consider as it directly affects the bass performance of the application circuit. When  $C_1$  is required to allow the amplifier to bias the input signal to the proper dc level for optimum operation, it's value can be calculate by this equation:

 $C_I=1/(2\pi R_I F_C)$ R<sub>I</sub>: Input Impedance

F<sub>C</sub>: High-pass Filter's Frequency

The low leakage tantalum or ceramic capacitors are suggested to be used as the input coupling capacitors, because of the small leakage current of the input ca-pacitors will cause the dc offset voltage at the input to the amplifier that reduces the operation headroom, especially at the high gain applications. It is important to let the positive side connecting to the higher dc level of the application when using the polarized capacitors.


#### Gain setting (Vs Gain0, Gain1 and R<sub>L</sub> SE/BTL)

Gain setting is determined by GAIN0 and GAIN1. The gains listed in the next table are realized by changing the taps on the input resistors inside the amplifier which will cause the internal input impedance  $(R_1)$  to be dependent on the gain setting as we can see listed in the next table.

A <sub>V</sub> (V/V)	GAIN0	GAIN1	SE/BTL	R <sub>I</sub> (kΩ)
2	0	0	0	90
6	0	1	0	45
12	1	0	0	30
24	1	1	0	15
1	X	X	1	

X: Ignore


# ■ BLOCK



PA3428

# ■ TYPICAL APPLICATION CIRCUIT


# FOR DIFFERENTIAL INPUTS



Note: A  $0.1\mu F$  ceramic capacitor must be placed much closely to the IC. For filtering lower frequency noise signals, a larger electrolytic capacitor of  $10\mu F$  or greater should be placed as close as possible to the audio power amplifier.


■ TYPICAL APPLICATION CIRCUIT(Cont.)

# FOR SINGLE-ENDED INPUTS



Note:  $1\mu F$  ceramic capacitor should be placed as close as possible to the IC to filter the higher-frequency noise.

#### TYPICAL CHARACTERISTICS



Time(µs)

Time(µs)

UTC assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all UTC products described or contained herein. UTC products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice.

