## 18Mb QDRII+ SRAM Specification

# 165 FBGA with Pb & Pb-Free (RoHS compliant)

INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE.

NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING ANY LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE,

TO ANY INTELLECTUAL PROPERTY RIGHTS IN SAMSUNG PRODUCTS OR TECHNOLOGY. ALL INFORMATION IN THIS DOCUMENT IS PROVIDED

ON AS "AS IS" BASIS WITHOUT GUARANTEE OR WARRANTY OF ANY KIND.

- 1. For updates or additional information about Samsung products, contact your nearest Samsung office.
- 2. Samsung products are not intended for use in life support, critical care, medical, safety equipment, or similar applications where Product failure couldresult in loss of life or personal or physical harm, or any military or defense application, or any governmental procurement to which special terms or provisions may apply.

<sup>\*</sup> Samsung Electronics reserves the right to change products or specification without notice.

## K7S1636U4C K7S1618U4C

## 512Kx36 & 1Mx18 QDR™ II+ b4 SRAM

## **Document Title**

512Kx36-bit, 1Mx18-bit QDR™ II+ b4 SRAM

## **Revision History**

Rev. No.	<u>History</u>	<u>Draft Date</u>	<u>Remark</u>
1.0	1. First Release	Aug. 28, 2008	Final

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.

## 512Kx36-bit, 1Mx18-bit QDR™ II+ b4 SRAM

#### **FEATURES**


- 1.8V+0.1V/-0.1V Power Supply.
- DLL circuitry for wide output data valid window and future freguency scaling.
- I/O Supply Voltage 1.5V+0.1V/-0.1V
- · Separate independent read and write data ports with concurrent read and write operation
- HSTL I/O
- Full data coherency, providing most current data .
- Synchronous pipeline read with self timed late write.
- Read latency : 2.5 clock cycles
- · Registered address, control and data input/output.
- DDR(Double Data Rate) Interface on read and write ports.
- Fixed 4-bit burst for both read and write operation.
- · Clock-stop supports to reduce current.
- Two input clocks(K and K) for accurate DDR timing at clock rising edges only.
- Two echo clocks (CQ and  $\overline{CQ}$ ) to enhance output data traceability.
- Data Valid pin(QVLD) supported
- · Single address bus.
- Byte write (x18, x36) function.
- Sepatate read/write control pin(R and W)
- · Simple depth expansion with no data contention.
- Programmable output impedance(ZQ).
- JTAG 1149.1 compatible test access port.
- 165FBGA(11x15 ball aray) with body size of 15mmx17mm.

Organiza- tion	Part Number	Cycle Time	Access Time	Unit
	K7S1636U4C-F(E)C(I)45	2.22	0.45	ns
X36	K7S1636U4C-F(E)C(I)40	2.5	0.45	ns
	K7S1636U4C-F(E)C(I)33	3.0	0.45	ns
	K7S1618U4C-F(E)C(I)45	2.22	0.45	ns
X18	K7S1618U4C-F(E)C(I)40	2.5	0.45	ns
	K7S1618U4C-F(E)C(I)33	3.0	0.45	ns

<sup>\* -</sup>F(E)C(I)

- F(E) [Package type]: E-Pb Free, F-Pb
- C(I) [Operating Temperature]: C-Commercial, I-Industrial

#### **FUNCTIONAL BLOCK DIAGRAM**



Notes: 1. Numbers in ( ) are for x18 device

## PIN CONFIGURATIONS(TOP VIEW) K7S1636T4C (512Kx36)

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	NC/SA*	NC/SA*	W	BW <sub>2</sub>	K	BW <sub>1</sub>	R	NC/SA*	NC/SA*	CQ
В	Q27	Q18	D18	SA	BW <sub>3</sub>	K	BW <sub>0</sub>	SA	D17	Q17	Q8
С	D27	Q28	D19	Vss	SA	NC	SA	Vss	D16	Q7	D8
D	D28	D20	Q19	Vss	Vss	Vss	Vss	Vss	Q16	D15	D7
E	Q29	D29	Q20	VDDQ	Vss	Vss	Vss	VDDQ	Q15	D6	Q6
F	Q30	Q21	D21	VDDQ	VDD	Vss	Vdd	VDDQ	D14	Q14	Q5
G	D30	D22	Q22	VDDQ	VDD	Vss	Vdd	VDDQ	Q13	D13	D5
н	Doff	VREF	VDDQ	VDDQ	VDD	Vss	VDD	VDDQ	VDDQ	VREF	ZQ
J	D31	Q31	D23	VDDQ	VDD	Vss	Vdd	VDDQ	D12	Q4	D4
K	Q32	D32	Q23	VDDQ	VDD	Vss	Vdd	VDDQ	Q12	D3	Q3
L	Q33	Q24	D24	VDDQ	Vss	Vss	Vss	VDDQ	D11	Q11	Q2
М	D33	Q34	D25	Vss	Vss	Vss	Vss	Vss	D10	Q1	D2
N	D34	D26	Q25	Vss	SA	SA	SA	Vss	Q10	D9	D1
Р	Q35	D35	Q26	SA	SA	QVLD	SA	SA	Q9	D0	Q0
R	TDO	TCK	SA	SA	SA	NC	SA	SA	SA	TMS	TDI

Notes: 1. \* Checked No Connect(NC) pins are reserved for higher density address, i.e. 9A for 36Mb, 3A for 72Mb, 10A for 144Mb and 2A for 288Mb. 2.  $\overline{BW}_0$  controls write to D0:D8,  $\overline{BW}_1$  controls write to D9:D17,  $\overline{BW}_2$  controls write to D18:D26 and  $\overline{BW}_3$  controls write to D27:D35.

#### **PIN NAME**

SYMBOL	PIN NUMBERS	DESCRIPTION	NOTE
K, $\overline{K}$	6B, 6A	Input Clock	
QVLD	6P	Q Valid output	
CQ, CQ	11A, 1A	Output Echo Clock	
Doff	1H	DLL Disable	
SA	4B,8B,5C,7C,5N-7N,4P,5P,7P,8P,3R-5R,7R-9R	Address Inputs	
D0-35	10P,11N,11M,10K,11J,11G,10E,11D,11C,10N,9M,9L 9J,10G,9F,10D,9C,9B,3B,3C,2D,3F,2G,3J,3L,3M,2N 1C,1D,2E,1G,1J,2K,1M,1N,2P	Data Inputs	
Q0-35	11P,10M,11L,11K,10J,11F,11E,10C,11B,9P,9N,10L 9K,9G,10F,9E,9D,10B,2B,3D,3E,2F,3G,3K,2L,3N 3P,1B,2C,1E,1F,2J,1K,1L,2M,1P		
W	4A	Write Control Pin,active when low	
R	8A	Read Control Pin,active when low	
$\overline{BW}_0$ , $\overline{BW}_1$ , $\overline{BW}_2$ , $\overline{BW}_3$	7B,7A,5A,5B	Block Write Control Pin,active when low	
VREF	2H,10H	Input Reference Voltage	
ZQ	11H	Output Driver Impedance Control Input	1
VDD	5F,7F,5G,7G,5H,7H,5J,7J,5K,7K	Power Supply ( 1.8 V )	
VDDQ	4E,8E,4F,8F,4G,8G,3H,4H,8H,9H,4J,8J,4K,8K,4L,8L	Output Power Supply ( 1.5V )	
Vss	4C,8C,4D-8D,5E-7E,6F,6G,6H,6J,6K,5L-7L,4M,8M,4N,8N	Ground	
TMS	10R	JTAG Test Mode Select	
TDI	11R	JTAG Test Data Input	
TCK	2R	JTAG Test Clock	
TDO	1R	JTAG Test Data Output	
NC	2A,3A,10A,6C,6R	No Connect	2

- 1. When ZQ pin is directly connected to VDD output impedance is set to minimum value and it cannot be connected to ground or left unconnected.
- Not connected to chip pad internally.
   K, K can not be set to VREF voltage.

#### PIN CONFIGURATIONS (TOP VIEW) K7S1618T4C (1Mx18)

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	NC/SA*	NC/SA*	W	BW <sub>1</sub>	ĸ	NC	R	SA	NC/SA*	CQ
В	NC	Q9	D9	SA	NC	K	BW <sub>0</sub>	SA	NC	NC	Q8
С	NC	NC	D10	Vss	SA	NC	SA	Vss	NC	Q7	D8
D	NC	D11	Q10	Vss	Vss	Vss	Vss	Vss	NC	NC	D7
Е	NC	NC	Q11	VDDQ	Vss	Vss	Vss	VDDQ	NC	D6	Q6
F	NC	Q12	D12	VDDQ	VDD	Vss	VDD	VDDQ	NC	NC	Q5
G	NC	D13	Q13	VDDQ	VDD	Vss	VDD	VDDQ	NC	NC	D5
Н	Doff	VREF	VDDQ	VDDQ	VDD	Vss	VDD	VDDQ	VDDQ	VREF	ZQ
J	NC	NC	D14	VDDQ	VDD	Vss	VDD	VDDQ	NC	Q4	D4
K	NC	NC	Q14	VDDQ	VDD	Vss	VDD	VDDQ	NC	D3	Q3
L	NC	Q15	D15	VDDQ	Vss	Vss	Vss	VDDQ	NC	NC	Q2
М	NC	NC	D16	Vss	Vss	Vss	Vss	Vss	NC	Q1	D2
N	NC	D17	Q16	Vss	SA	SA	SA	Vss	NC	NC	D1
Р	NC	NC	Q17	SA	SA	QVLD	SA	SA	NC	D0	Q0
R	TDO	TCK	SA	SA	SA	NC	SA	SA	SA	TMS	TDI

Notes: 1. \* Checked No Connect(NC) pins are reserved for higher density address, i.e. 3A for 36Mb, 10A for 72Mb and 2A for 144Mb. 2.  $\overline{BW_0}$  controls write to D0:D8 and  $\overline{BW_1}$  controls write to D9:D17.

#### **PIN NAME**

SYMBOL	PIN NUMBERS	DESCRIPTION	NOTE
K, K	6B, 6A	Input Clock	
QVLD	6P	Q Valid output	
CQ, CQ	11A, 1A	Output Echo Clock	
Doff	1H	DLL Disable	
SA	9A,4B,8B,5C,7C,5N-7N,4P,5P,7P,8P,3R-5R,7R-9R	Address Inputs	
D0-17	10P,11N,11M,10K,11J,11G,10E,11D,11C,3B,3C,2D 3F,2G,3J,3L,3M,2N	Data Inputs	
Q0-17	11P,10M,11L,11K,10J,11F,11E,10C,11B,2B,3D,3E 2F,3G,3K,2L,3N,3P	2B,3D,3E Data Outputs	
W	4A Write Control Pin,active when low		
R	8A	Read Control Pin,active when low	
BW <sub>0</sub> , BW <sub>1</sub>	7B, 5A	Block Write Control Pin,active when low	
VREF	2H,10H	Input Reference Voltage	
ZQ	11H	Output Driver Impedance Control Input	1
VDD	5F,7F,5G,7G,5H,7H,5J,7J,5K,7K	Power Supply ( 1.8 V )	
VDDQ	4E,8E,4F,8F,4G,8G,3H,4H,8H,9H,4J,8J,4K,8K,4L,8L	Output Power Supply ( 1.5V )	
Vss	4C,8C,4D-8D,5E-7E,6F,6G,6H,6J,6K,5L-7L,4M-8M,4N,8N	Ground	
TMS	10R	JTAG Test Mode Select	
TDI	11R	JTAG Test Data Input	
TCK	2R	JTAG Test Clock	
TDO	1R	JTAG Test Data Output	
NC	2A,7A,10A,1B,5B,9B,10B,1C,2C,6C,9C,1D,9D,10D,1E,2E,9E,1F 9F,10F,1G,9G,10G,1J,2J,9J,1K,2K,9K,1L,9L,10L,1M 2M,9M,1N,9N,10N,1P,2P,9P,6R	No Connect	2

#### Notes:

- 1. When ZQ pin is directly connected to VDD output impedance is set to minimum value and it cannot be connected to ground or left unconnected.
- Not connected to chip pad internally.
   K, K can not be set to VREF voltage.

## K7S1636U4C K7S1618U4C

## 512Kx36 & 1Mx18 QDRTM II+ b4 SRAM

#### **GENERAL DESCRIPTION**

The K7S1636T4C and K7S1618T4C are 18,874,368-bits QDR(Quad Data Rate) Synchronous Pipelined Burst SRAMs.

They are organized as 524,288 words by 36bits for K7S1636T4C and 1,048,576 words by 18 bits for K7S1618T4C.

The QDR operation is possible by supporting DDR read and write operations through separate data output and input ports with the same cycle. Memory bandwidth is maxmized as data can be transferred into and out of sram on every rising edge of K and  $\overline{K}$ . And totally independent read and write ports eliminate the need for high speed bus turn around.

Address for read and write are latched on alternate rising edges of the input clock K.

Data inputs, data output, and all control signals are synchronized to the input clock ( K or  $\overline{K}$  ).

Read data are referenced to echo clock (CQ or CQ) outputs.

Common address bus is used to access address both for read and write operations.

The internal burst counter is fixed to 4-bit sequential for both read and write operations, reguiring two full clock bus cycles.

Any request that attempts to interrupt a burst operation in progress is ignored.

Synchronous pipeline read and late write enable high speed operations.

Simple depth expansion is accomplished by using  $\overline{R}$  and  $\overline{W}$  for port selection.

Byte write operation is supported with  $\overline{BW_0}$  and  $\overline{BW_1}$  ( $\overline{BW_2}$  and  $\overline{BW_3}$ ) pins.

IEEE 1149.1 serial boundary scan (JTAG) simplifies monitoring package pads attachment status with system.

 $The \ K7S1636T4C \ and \ K7S1618T4C \ are \ implemented \ with \ SAMSUNG's \ high \ performance \ 6T \ CMOS \ technology$ 

and is available in 165pin FBGA packages. Multiple power and ground pins minimize ground bounce.

#### **Read Operations**

Read cycles are initiated by activating  $\overline{R}$  at the rising edge of the positive input clock K.

Address is presented and stored in the read address register synchronized with K clock.

For 4-bit burst DDR operation, it will access four 36-bit or 18-bit data words with each read command.

The first pipelined data is transfered out of the device triggered by K clock rising edge.

Next burst data is triggered by the rising edge of following  $\overline{K}$  clock rising edge.

The process continues until all four data are transfered.

Continuous read operations are initated with K clock rising edge.

And pipelined data are transferred out of device on every rising edge of both K and  $\overline{K}$  clocks.

Initial read data latency is 2.5 clock cycles when DLL is on.

When the  $\overline{R}$  is disabled after a read operation, the K7S1636T4C and K7S1618T4C will first complete

burst read operation before entering into deselect mode at the next K clock rising edge.

Then output drivers disabled automatically to high impedance state.

#### **Write Operations**

Write cycles are initiated by activating  $\overline{W}$  at the rising edge of the positive input clock K.

Address is presented and stored in the write address register synchronized with K clock.

For 4-bit burst DDR operation, it will write four 36-bit or 18-bit data words with each write command.

The first "late" data is transfered and registered in to the device synchronous with next K clock rising edge.

Next burst data is transfered and registered synchronous with following  $\overline{K}$  clock rising edge.

The process continues until all four data are transfered and registered.

Continuous write operations are initated with K rising edge.

And "late writed" data is presented to the device on every rising edge of both K and  $\overline{\mathsf{K}}$  clocks.

The device disregards input data presented on the same cycle  $\overline{W}$  disabled.

When the  $\overline{W}$  is disabled after a write operation, the K7S1636T4C and K7S1618T4C will first complete

burst write operation before entering into deselect mode at the next K clock rising edge.

The K7S1636T4C and K7S1618T4C support byte write operations.

With activating  $\overline{BW_0}$  or  $\overline{BW_1}$  ( $\overline{BW_2}$  or  $\overline{BW_3}$ ) in write cycle, only one byte of input data is presented.

In K7S1618T4C, BWo controls write operation to D0:D8, BW1 controls write operation to D9:D17.

And in K7S1636T4C,  $\overline{BW}_2$  controls write operation to D18:D26,  $\overline{BW}_3$  controls write operation to D27:D35.

## K7S1636U4C K7S1618U4C

## 512Kx36 & 1Mx18 QDRTM II+ b4 SRAM

#### **Depth Expansion**

Separate input and output ports enables easy depth expansion.

Each port can be selected and deselected independently and read and write operation do not affect each other.

Before chip deselected, all read and write pending operations are completed.

#### **Programmable Impedance Output Buffer Operation**

 $The designer can program the SRAM's output buffer impedance by terminating the ZQ pin to Vss \ through a precision resistor (RQ).$ 

The allowable range of RQ is between 175 $\Omega$  and 350 $\Omega$ 

The value of RQ (within 15% tolerance) is five times the output impedance desired.

For example, 250 $\Omega$  resistor will give an output impedance of 50 $\Omega$ .

Impedance updates occur early in cycles that do not activate the outputs, such as deselect cycles.

In all cases impedance updates are transparent to the user and do not produce access time "push-outs" or other anomalous behavior in the SRAM.

To guarantee optimum output driver impedance after power up, the SRAM needs 1024 non-read cycles.

#### Output Valid Pin (QVLD)

The Q Valid indicates valid output data. QVLD is activated half cycle before the read data for the receiver to be ready for capturing the data. QVLD is edge aligned with CQ and  $\overline{CQ}$ .

#### **Echo clock operation**

To assure the output tracibility, the SRAM provides the output Echo clock, pair of compliment clock CQ and  $\overline{CQ}$ , which are synchronized with internal data output. Echo clocks run free during normal operation.

The Echo clock is triggered by internal output clock signal, and transfered to external through same structures as output driver.

#### Power-Up/Power-Down Supply Voltage Sequencing

The following power-up supply voltage application is recommended: Vss, Vdd, VddQ, VREF, then Vin. Vdd and VddQ can be applied simultaneously, as long as VddQ does not exceed Vdd by more than 0.5V during power-up. The following power-down supply voltage removal sequence is recommended: Vin, VREF, VddQ, Vdd, Vdd, Vdd can be removed simultaneously, as long as VddQ does not exceed Vdd by more than 0.5V during power-down.

#### Detail Specification of Power-Up Sequence in QDRII+ SRAM

QDRII+ SRAMs must be powered up and initialized in a predefined manner to prevent undefined operations.


#### Power-Up Sequence

- 1. Apply power and keep Doff at low state (All other inputs may be undefined)
  - Apply VDD before VDDQ
  - Apply VDDQ before VREF or the same time with VREF
- 2. Just after the stable power and  $clock(K,\overline{K})$ , take  $\overline{Doff}$  to be high.
- 3. The additional 2048 cycles of clock input is required to lock the DLL after enabling DLL
  - \* **Notes**: If you want to tie up the Doff pin to High with unstable clock, then you must stop the clock for a few seconds (Min. 30ns) to reset the DLL after it become a stable clock status.


#### DLL Constraints

- 1. DLL uses either K clock as its synchronizing input, the input should have low phase jitter which is specified as TK var.
- 2. The lower end of the frequency at which the DLL can operate is 120MHz.
- 3. If the incoming clock is unstable and the DLL is enabled, then the DLL may lock onto a wrong frequency and this may cause the failure in the initial stage.

## Power up & Initialization Sequence (Doff pin controlled)



## Power up & Initialization Sequence (Doff pin Fixed high, Clock controlled)



<sup>\*</sup> Notes: When the operating frequency is changed, DLL reset should be required again.

After DLL reset again, the minimum 2048 cycles of clock input is needed to lock the DLL.

#### **TRUTH TABLES**

#### **SYNCHRONOUS TRUTH TABLE**

K R		l ₩	D				Q				OPERATION
,	K	•	D(A1)	D(A2)	D(A3)	D(A4)	Q(A1)	Q(A2)	Q(A3)	Q(A4)	OPERATION
Stopped	Х	Х	Previous state	Previous state	Previous state	Previous state	Previous state	Previous state	Previous state	Previous state	Clock Stop
1	Н	Н	Х	Х	Х	Х	High-Z	High-Z	High-Z	High-Z	No Operation
1	L <sup>4</sup>	х	х	Х	Х	Х	Qout at K(t+2)	Qоит at K(t+2)	Qоит at K(t+3)	Qоит at K(t+3)	Read
<b>↑</b>	H <sup>5</sup>	L <sup>4</sup>	Din at K(t+1)	<u>D</u> in at K(t+1)	Din at K(t+2)	Din at K(t+2)	Х	х	Х	Х	Write

Notes: 1. X means "Don't Care".

- 2. The rising edge of clock is symbolized by (  $\uparrow$  ).
- 3. Before enter into clock stop status, all pending read and write operations will be completed.
- 4. This signal was HIGH on previous K clock rising edge. Initating consecutive READ or WRITE operations on consecutive K clock rising edges is not permitted. The device will ignore the second request.
- 5. If this signal was LOW to inititate the previous cycle, this signal becomes a don't care for this operation however it is strongly recommended that this signal is brought HIGH as shown in the truth table.

#### WRITE TRUTH TABLE(x18)

K	K	BW <sub>0</sub>	BW <sub>1</sub>	OPERATION
<b>↑</b>		L	L	WRITE ALL BYTEs ( K↑ )
	<b>↑</b>	L	L	WRITE ALL BYTEs ( K ↑ )
<b>↑</b>		L	Н	WRITE BYTE 0 ( K↑ )
	<b>↑</b>	L	Н	WRITE BYTE 0 ( K ↑)
<b>↑</b>		Н	L	WRITE BYTE 1 ( K↑ )
	<b>↑</b>	Н	L	WRITE BYTE 1 ( K̄↑ )
<b>↑</b>		Н	Н	WRITE NOTHING ( K↑ )
	<b>↑</b>	Н	Н	WRITE NOTHING ( K↑)

Notes: 1. X means "Don't Care".

- 2. All inputs in this table must meet setup and hold time around the rising edge of input clock K or  $\overline{K}$  (  $\uparrow$  ).
- 3. Assumes a WRITE cycle was initiated.

#### WRITE TRUTH TABLE(x36)

******	OIII IADE	<b>L</b> (X30)				
K	ĸ	BW <sub>0</sub>	BW <sub>1</sub>	BW <sub>2</sub>	BW <sub>3</sub>	OPERATION
1		L	L	L	L	WRITE ALL BYTEs ( K↑ )
	<b>↑</b>	L	L	L	L	WRITE ALL BYTEs ( K↑ )
<b>↑</b>		L	Н	Н	Н	WRITE BYTE 0 ( K↑ )
	<b>↑</b>	L	Н	Н	Н	WRITE BYTE 0 ( K↑)
1		Н	L	Н	Н	WRITE BYTE 1 ( K↑ )
	<b>↑</b>	Н	L	Н	Н	WRITE BYTE 1 ( K ↑ )
1		Н	Н	L	L	WRITE BYTE 2 and BYTE 3 ( K↑ )
	<b>↑</b>	Н	Н	L	L	WRITE BYTE 2 and BYTE 3 ( K ↑)
<b>↑</b>		Н	Н	Н	Н	WRITE NOTHING ( K↑)
	<b>↑</b>	Н	Н	Н	Н	WRITE NOTHING ( K↑)

Notes: 1. X means "Don't Care".

- 2. All inputs in this table must meet setup and hold time around the rising edge of input clock K or  $\overline{K}$  (  $\uparrow$  ).
- 3. Assumes a WRITE cycle was initiated.

#### **ABSOLUTE MAXIMUM RATINGS**

PARAMETE	R	SYMBOL	RATING	UNIT
Voltage on VDD Supply Relative to Vss		VDD	-0.5 to 2.9	V
Voltage on VDDQ Supply Relative to Vss		VDDQ	-0.5 to VDD	V
Voltage on Input Pin Relative to Vss		Vin	-0.5 to VDD+0.3	V
Storage Temperature		Тѕтс	-65 to 150	°C
Operating Temperature Commercial / Indu		Topr	0 to 70 / -40 to 85	°C
Storage Temperature Range Under Bias		TBIAS	-10 to 85	°C

**Note:** 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **OPERATING CONDITIONS** $(0^{\circ}C \le TA \le 70^{\circ}C)$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Supply Voltage	VDD	1.7	1.8	1.9	V
Supply vollage	VDDQ	1.4	1.5	1.6	V
Reference Voltage	VREF	0.7	0.75	0.8	V
Input Low Voltage(DC) <sup>2,3)</sup>	VIL(DC)	-0.3	-	VREF-0.1	V
Input High Voltage(DC) <sup>2,4)</sup>	VIH(DC)	VREF+0.1	-	VDDQ+0.3	V
Input High Voltage(AC) 6,7)	VIL(AC)	VREF + 0.2	-	-	V
Input Low Voltage(AC) 6,7)	VIH(AC)	-	-	VREF - 0.2	V

Note: 1. VDDQ must not exceed VDD during normal operation.

- 2. These are DC test criteria. DC design criteria is VREF±50mV. The AC VIH/VIL levels are defined separately for measuring timing parameters.
- 3. VIL (Min)DC=-0.3V, VIL (Min)AC=-1.5V(pulse width  $\leq$  3ns).
- 4. VIH (Max)DC=VDDQ+0.3V, VIH (Max)AC=VDDQ+0.85V(pulse width  $\leq$  3ns).
- 5. Overshoot : V<sub>I</sub>H (AC)  $\leq$  VDDQ+0.5V for t  $\leq$  50% tKHKH(MIN). Undershoot : V<sub>I</sub>L (AC)  $\leq$  VSS-0.5V for t  $\leq$  50% tKHKH(MIN).
- 6. This condition is for AC function test only, not for AC parameter test.
- 7. To maintain a valid level, the transitioning edge of the input must :
  - a) Sustain a constant slew rate from the current AC level through the target AC level, VIL(AC) or VIH(AC)
  - b) Reach at least the target AC level
  - c) After the AC target level is reached, continue to maintain at least the target DC level, VIL(DC) or VIH(DC)

## DC ELECTRICAL CHARACTERISTICS (VDD=1.8V $\pm 0.1$ V, Ta=0°C to +70°C)

PARAMETER	SYMBOL	TEST CONDITIONS		MIN	MAX	UNIT	NOTES
Input Leakage Current	lıL	VDD=Max; VIN=Vss to VDDQ	-2	+2	μΑ		
Output Leakage Current	lol	Output Disabled,		-2	+2	μА	
		Von-Mey Jour-Om A	-45	-	1050		
Operating Current (x36): QDR	Icc	VDD=Max , IOUT=0mA Cycle Time ≥ tкнкн Min	-40	-	950	mA	1,4
		Oyole Time 2 transmin	-33	-	850		
Operating Current (x18): QDR		\/ \\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	-45	-	900		
	Icc	VDD=Max , IOUT=0mA Cycle Time ≥ tkнkн Min	-40	-	850	mA	1,4
		Cycle Time 2 transfilling	-33	-	750		
		Device deselected,	-45	-	400		
Standby Current(NOP): QDR	ISB1	louт=0mA, f=Max,	-40	-	350	mA	1,5
		All Inputs≤0.2V or ≥ VDD-0.2V	-33	-	300		
Output High Voltage	Voн1			VDDQ/2-0.12	VDDQ/2+0.12	V	2,6
Output Low Voltage	Vol1			VDDQ/2-0.12	VDDQ/2+0.12	V	2,6
Output High Voltage	Voh2	Iон=-1.0mA		VDDQ-0.2	VDDQ	V	3
Output Low Voltage	VOL2	IoL=1.0mA		Vss	0.2	V	3

Notes: 1. Minimum cycle. Iouт=0mA.

- $2. \; |\text{Ioh}| = (\text{Vddq/2})/(RQ/5) \pm 15\% \; \; \text{for} \; 175\Omega \leq RQ \leq 350\Omega. \quad |\text{IoL}| = (\text{Vddq/2})/(RQ/5) \pm 15\% \; \; \text{for} \; 175\Omega \leq RQ \leq 350\Omega.$

- 3. Minimum Impedance Mode when ZQ pin is connected to Vpp.

  4. Operating current is calculated with 50% read cycles and 50% write cycles.

  5. Standby Current is only after all pending read and write burst operations are completed.

  6. Programmable Impedance Mode.

#### AC TIMING CHARACTERISTICS (VDD=1.8V±0.1V, TA=0°C to +70°C)

DADAMETED	OVMBOL	-4	<b>1</b> 5	-40		-3	33	UNIT	NOTE
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	NOTE
Clock									
Clock Cycle Time (K, K)	tкнкн	2.22	8.4	2.5	8.4	3.0	8.4	ns	
Clock Phase Jitter (K, K)	tK var		0.20		0.20		0.20	ns	4
Clock High Time (K, K)	tkhkl	0.4		0.4		0.4		ns	
Clock Low Time (K, K)	tklkh	0.4		0.4		0.4		ns	
Clock to $\overline{\text{Clock}}$ (K $\uparrow \rightarrow \overline{\text{K}}\uparrow$ )	tkH <del>K</del> H	0.95		1.06		1.3		ns	
DLL Lock Time (K)	tK lock	2048		2048		2048		cycle	5
K Static to DLL reset	tK reset	30		30		30		ns	
Output Times									
K, K High to Output Valid	tkhqv		0.45		0.45		0.45	ns	
K, K High to Output Hold	tkhqx	-0.45		-0.45		-0.45		ns	
K, K High to Echo Clock Valid	tĸнcqv		0.45		0.45		0.45	ns	
K, K High to Echo Clock Hold	tĸнcqx	-0.45		-0.45		-0.45		ns	
CQ, CQ High to Output Valid	tcqнqv		0.2		0.2		0.2	ns	
CQ, CQ High to Output Hold	tсанах	-0.2		-0.2		-0.2		ns	
CQ High to CQ High	tcqH <del>CQ</del> H	0.75		0.86		1.1		ns	6
K, K High to Output High-Z	tĸнz		0.45		0.45		0.45	ns	
K, K High to Output Low-Z	tĸĿz	-0.45		-0.45		-0.45		ns	
CQ, CQ High to QVLD Valid	tqvld	-0.2	0.2	-0.2	0.2	-0.2	0.2	ns	
Setup Times				•					•
Address valid to K rising edge	tavkh	0.40		0.40		0.40		ns	
Control inputs valid to K rising edge	tıvkh	0.40		0.40		0.40		ns	2
Data-in valid to K, K rising edge	<b>t</b> DVKH	0.28		0.28		0.28		ns	
Hold Times									
K rising edge to address hold	tkhax	0.40		0.40		0.40		ns	
K rising edge to control inputs hold	tĸнıx	0.40		0.40		0.40		ns	
K, K rising edge to data-in hold	tkhdx	0.28		0.28		0.28		ns	

Notes: 1. All address inputs must meet the specified setup and hold times for all latching clock edges. 2. Control singles are  $\overline{R}$ ,  $\overline{W}$ .

However  $\overline{BWx}$  does not apply to this parameters.  $\overline{BWx}$  signals obey the data setup and hold times.

 To avoid bus contention, at a given voltage and temperature tKLZ is bigger than tKHZ.
 The specs as shown do not imply bus contention because tKLZ is a MIN parameter that is worst case at totally different test conditions. (0°C, 1.9V) than tKHZ, which is a MAX parameter(worst case at 70°C, 1.7V) It is not possible for two SRAMs on the same board to be at such different voltage and temperature.

4. Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge.5. Vdd slew rate must be less than 0.1V DC per 50 ns for DLL lock retention. DLL lock time begins once Vdd and input clock are stable.

6. This parameter is extrapolated from the input timing parameters (tkHKH - 200ps where 200ps is the internal jitter.) This parameter is only guaranteed by design and not tested in production.

#### THERMAL RESISTANCE

PRMETER	SYMBOL	TYP	Unit	NOTES
Junction to Ambient	θЈА	20.8	°C/W	
Junction to Case	θјС	2.3	°C/W	
Junction to Pins	θЈВ	4.3	°C/W	

Note: Junction temperature is a function of on-chip power dissipation, package thermal impedance, mounting site temperature and mounting site thermal impedance. T<sub>J</sub>=T<sub>A</sub> + P<sub>D</sub> x θ<sub>JA</sub>

#### **PIN CAPACITANCE**

PRMETER	SYMBOL	TESTCONDITION	TYP	MAX	Unit	NOTES
Address Control Input Capacitance	CIN	VIN=0V	3.5	4	pF	
Input and Output Capacitance	Соит	Vout=0V	4	5	pF	
Clock Capacitance	Cclk	-	3	4	pF	

Note: 1. Parameters are tested with RQ=250  $\!\Omega$  and VDDQ=1.5V.


2. Periodically sampled and not 100% tested.

#### **AC TEST CONDITIONS**


Parameter	Symbol	Value	Unit
Core Power Supply Voltage	VDD	1.7~1.9	V
Output Power Supply Voltage	VDDQ	1.4~1.6	V
Input High/Low Level	VIH/VIL	1.25/0.25	V
Input Reference Level	VREF	0.75	V
Input Rise/Fall Time	Tr/Tr	0.3/0.3	ns
Output Timing Reference Level		VDDQ/2	V

 $\textbf{Note} : \mathsf{Parameters} \ \mathsf{are} \ \mathsf{tested} \ \mathsf{with} \ \mathsf{RQ} \texttt{=} 250 \Omega$ 


#### **AC TEST OUTPUT LOAD**



#### **APPLICATION INRORMATION**




#### TIMING WAVE FORMS OF READ AND NOP



**Note**: 1. Q1-1 refers to output from address A1+0, Q1-2 refers to output from address A1+1 i.e. the next internal burst address following A1+0. 2. Outputs are disabled one cycle after a NOP.


#### TIMING WAVE FORMS OF WRITE AND NOP



Note: 1. D1-1 refers to input to address A1+0, D1-2 refers to input to address A1+1, i.e the next internal burst address following A1+0.

2. BWx assumed active.

## TIMING WAVE FORMS OF READ, WRITE AND NOP




Note: 1. If address A3=A2, data Q3-1=D2-1, data Q3-2=D2-2, data Q3-3=D2-3, data Q3-4=D2-4 Write data is forwarded immediately as read results.

2.BWx assumed active.

#### IEEE 1149.1 TEST ACCESS PORT AND BOUNDARY SCAN-JTAG

This part contains an IEEE standard 1149.1 Compatible Test Access Port(TAP). The package pads are monitored by the Serial Scan circuitry when in test mode. This is to support connectivity testing during manufacturing and system diagnostics. Internal data is not driven out of the SRAM under JTAG control. In conformance with IEEE 1149.1, the SRAM contains a TAP controller, Instruction Register, Bypass Register and ID register. The TAP controller has a standard 16-state machine that resets internally upon power-up, therefore, TRST signal is not required. It is possible to use this device without utilizing the TAP. To disable the TAP controller without interfacing with normal operation of the SRAM, TCK must be tied to Vss to preclude mid level input. TMS and TDI are designed so an undriven input will produce a response identical to the application of a logic 1, and may be left unconnected. But they may also be tied to VDD through a resistor. TDO should be left unconnected.

#### **JTAG Block Diagram**




### **JTAG Instruction Coding**

IR2	IR1	IR0	Instruction	TDO Output	Notes
0	0	0	EXTEST	Boundary Scan Register	1
0	0	1	IDCODE	Identification Register	3
0	1	0	SAMPLE-Z	Boundary Scan Register	2
0	1	1	RESERVED	Do Not Use	6
1	0	0	SAMPLE	Boundary Scan Register	5
1	0	1	RESERVED	Do Not Use	6
1	1	0	RESERVED Do Not Use		6
1	1	1	BYPASS	Bypass Register	4

#### NOTE:

- Places DQs in Hi-Z in order to sample all input data regardless of other SRAM inputs. This instruction is not IEEE 1149.1 compliant.
- Places DQs in Hi-Z in order to sample all input data regardless of other SRAM inputs.
- TDI is sampled as an input to the first ID register to allow for the serial shift of the external TDI data.
- Bypass register is initiated to Vss when BYPASS instruction is invoked. The Bypass Register also holds serially loaded TDI when exiting the Shift DR states
- 5. SAMPLE instruction dose not places DQs in Hi-Z.
- 6. This instruction is reserved for future use.

#### **TAP Controller State Diagram**



#### **SCAN REGISTER DEFINITION**

Part	Instruction Register	Bypass Register	ID Register	Boundary Scan
512Kx36	3 bits	1 bit	32 bits	107 bits
1Mx18	3 bits	1 bit	32 bits	107 bits

#### **ID REGISTER DEFINITION**

Part	Revision Number (31:29)	Part Configuration (28:12)	Samsung JEDEC Code (11: 1)	Start Bit(0)
512Kx36	000	00def0wx0t0q0b0s0	00011001110	1
1Mx18	000	00def0wx0t0q0b0s0	00011001110	1

Note : Part Configuration

/def=001 for 18Mb, /wx=11 for x36, 10 for x18

/t=1 for DLL Ver., 0 for non-DLL Ver. /q=1 for QDR, 0 for DDR /b=1 for 4Bit Burst, 0 for 2Bit Burst /s=1 for Separate I/O, 0 for Common I/O

#### **BOUNDARY SCAN EXIT ORDER**

ORDER	PIN ID
1	6R
2	6P
3	6N
4	7P
5	7N
6	7R
7	8R
8	8P
9	9R
10	11P
11	10P
12	10N
13	9P
14	10M
15	11N
16	9M
17	9N
18	11L
19	11M
20	9L
21	10L
22	11K
23	10K
24	9J
25	9K
26	10J
27	11J
28	11H
29	10G
30	9G
31	11F
32	11G
33	9F
34	10F
35	11E
36	10E

PIN ID		
10D		
9E		
10C		
11D		
9C		
9D		
11B		
11C		
9B		
10B		
11A		
10A		
9A		
8B		
7C		
6C		
8A		
7A		
7B		
6B		
6A		
5B		
5A		
4A		
5C		
4B		
3A		
2A		
1A		
2B		
3B		
1C		
1B		
3D		
3C		
1D		

ORDER	PIN ID		
73	2C		
74	3E		
75	2D		
76	2E		
77	1E		
78	2F		
79	3F		
80	1G		
81	1F		
82	3G		
83	2G		
84	1H		
85	1J		
86	2J		
87	3K		
88	3J		
89	2K		
90	1K		
91	2L		
92	3L		
93	1M		
94	1L		
95	3N		
96	3M		
97	1N		
98	2M		
99	3P		
100	2N		
101	2P		
102	1P		
103	3R		
104	4R		
105	4P		
106	5P		
107	5N		
108	5R		
109	Internal		

Note: 1. NC pins are read as "X" (i.e. don't care.)

#### JTAG DC OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Note
Power Supply Voltage	VDD	1.7	1.8	1.9	V	
Input High Level	VIH	1.3	-	VDD+0.3	V	
Input Low Level	VIL	-0.3	-	0.5	V	
Output High Voltage(Ioн=-2mA)	Voн	1.4	-	VDD	V	
Output Low Voltage(IoL=2mA)	Vol	Vss	-	0.4	V	

Note: 1. The input level of SRAM pin is to follow the SRAM DC specification.

#### **JTAG AC TEST CONDITIONS**


Parameter	Symbol	Min	Unit	Note
Input High/Low Level	VIH/VIL	1.8/0.0	V	
Input Rise/Fall Time	TR/TF	1.0/1.0	ns	
Input and Output Timing Reference Level		0.9	V	1

Note: 1. See SRAM AC test output load.

#### **JTAG AC Characteristics**


Parameter	Symbol	Min	Max	Unit	Note
TCK Cycle Time	tснсн	50	-	ns	
TCK High Pulse Width	tchcl	20	-	ns	
TCK Low Pulse Width	tclch	20	-	ns	
TMS Input Setup Time	tmvch	5	-	ns	
TMS Input Hold Time	tснмх	5	-	ns	
TDI Input Setup Time	tovch	5	-	ns	
TDI Input Hold Time	tchdx	5	-	ns	
SRAM Input Setup Time	tsvcн	5	-	ns	
SRAM Input Hold Time	tchsx	5	-	ns	
Clock Low to Output Valid	tclqv	0	10	ns	

#### **JTAG TIMING DIAGRAM**



#### **165 FBGA PACKAGE DIMENSIONS**

13mm x 15mm Body, 1.0mm Bump Pitch, 11x15 Ball Array



Symbol	Value	Units	Note	Symbol	Value	Units	Note
Α	$15 \pm 0.1$	mm		E	1.0	mm	
В	17 ± 0.1	mm		F	14.0	mm	
С	1.3 ± 0.1	mm		G	10.0	mm	
D	$0.35\pm0.05$	mm		н	$0.5 \pm 0.05$	mm	