

High Reliability Serial EEPROMs

WL-CSP EEPROM family I²C BUS



BU99901GUZ-W No.10001EAT15

Description

BU99901GUZ-W series is a serial EEPROM of I²C BUS interface method.

● Features

Completely conforming to the world standard I²C BUS.
 All controls available by 2 ports of serial clock (SCL) and serial data (SDA)

- 2) Other devices than EEPROM can be connected to the same port, saving microcontroller port.
- 3) 1.7~3.6V single power source action most suitable for battery use.
- 4) FAST MODE 400kHz at 1.7~3.6V
- 5) Page write mode useful for initial value write at factory shipment.
- 6) Auto erase and auto end function at data rewrite.
- 7) Low current consumption

 $\begin{array}{lll} \text{At write operation (3.3V)} & : 0.6\text{mA (Typ.)} \\ \text{At read operation (3.6V)} & : 0.6\text{mA (Typ.)} \\ \text{At standby operation (3.6V)} & : 0.1\mu\text{A (Typ.)} \\ \end{array}$

- 8) Write mistake prevention function
 Write (write protect) function added
 Write mistake prevention function at low voltage
- 9) Compact package
- 10) Data rewrite up to 100,000 times
- 11) Data kept for 40 years
- 12) Noise filter built in SCL / SDA terminal
- 13) Shipment data all address FFh

●Page write

| Product number | BU99901GUZ-W |
|-----------------|--------------|
| Number of pages | 32Byte |

● Absolute maximum ratings (Ta=25°C)

| Parameter | symbol | Ratings | Unit |
|---------------------------|----------|-------------------|------|
| Impressed voltage | V_{CC} | -0.3~+6.5 | V |
| Permissible dissipation | Pd | 220 ^{*1} | mW |
| Storage temperature range | Tstg | -65 ~ +125 | °C |
| Action temperature range | Topr | -40~+85 | °C |
| Terminal voltage | _ | -0.3~Vcc+1.0 *2 | V |

^{*1} When using at Ta=25°C or higher, 2.2mW to be reduced per 1°C

■Memory cell characteristics (Ta=25°C, Vcc=1.7~3.6V)

| Parameter | | Limits | | | | | |
|---------------------------------|-----------|--------|------|-------|--|--|--|
| Farameter | Min. | Тур. | Max. | Unit | | | |
| Number of data rewrite times *1 | 1,000,000 | _ | _ | Times | | | |
| Data hold years *1 | 40 | _ | _ | Years | | | |

^{*1} Not 100% TESTED

Recommended operating conditions

| Parameter | | Symbol | Ratings | Unit |
|---------------------------|-------|-----------------|---------|------|
| Power source veltage | Write | Vcc | 2.7~3.3 | V |
| Power source voltage Read | | VCC | 1.7~3.6 | V |
| Input voltage | | V _{IN} | 0~Vcc | V |

^{*2} The Max value of Terminal Voltage is not over 6.5V.

● Electrical characteristics (Unless otherwise specified Ta=-40~85°C, V_{CC}=1.7~3.6V)

| Parameter | Symbol | | Limits | | Unit | Condition | |
|------------------------|------------------|--------|--------|---------|-------|-----------------------------------------------------------------------------------|--|
| Parameter | Symbol | Min | Тур. | Max. | Offic | Condition | |
| "H" Input Voltage1 | V _{IH1} | 0.7Vcc | _ | Vcc+1.0 | V | 2.5V≦Vcc≦3.6V | |
| "L" Input Voltage1 | V_{IL1} | -0.3 | _ | 0.3Vcc | V | 2.5V≦Vcc≦3.6V | |
| "H" Input Voltage2 | V _{IH2} | 0.8Vcc | | Vcc+1.0 | V | 1.8V≦Vcc<2.5V | |
| "L" Input Voltage2 | V_{IL2} | -0.3 | | 0.2Vcc | V | 1.8V≦Vcc<2.5V | |
| "H" Input Voltage3 | V_{IH3} | 0.9Vcc | | Vcc+1.0 | V | 1.7V≦Vcc<1.8V | |
| "L" Input Voltage3 | V _{IL3} | -0.3 | | 0.1Vcc | V | 1.7V≦Vcc<1.8V | |
| "L" Output Voltage1 | V_{OL1} | _ | _ | 0.4 | V | I _{OL} =3.0mA , 2.5V≦Vcc≦3.6V (SDA) | |
| "L" Output Voltage2 | V_{OL2} | _ | _ | 0.2 | V | I _{OL} =0.7mA , 1.7V≦Vcc<2.5V (SDA) | |
| Input Leakage Current | ILI | -1 | _ | 1 | μΑ | V _{IN} =0~Vcc (WP, TEST) | |
| Pull Up Resistance | I _{LI2} | 6 | _ | 14 | kΩ | (SCL,SDA) | |
| Output Leakage Current | I _{LO} | -1 | _ | 1 | μΑ | V _{OUT} =0∼Vcc (SDA) | |
| Current consumption | I _{CC1} | _ | _ | 4.1 | mA | Vcc=3.3V , f _{SCL} =400kHz, tWR=5ms Byte Write, Page Write | |
| at action | I _{CC2} | _ | _ | 1.7 | IIIA | Vcc=3.6V , f _{SCL} =400kHz Random read, Current read, Sequential read | |
| Standby Current | I _{SB} | _ | _ | 2.0 | μΑ | Vcc=3.6V, SDA ,SCL=Vcc, WP=GND | |

ORadiation resistance design is not made.

● Action timing characteristics (Unless otherwise specified Ta=-40~85°C, V_{CC}=1.7~3.6V)


| Parameter | Symbol | | AST-MOE ∕≦Vcc≦ | _ | STANDARD-MODE 1.7V≦Vcc≦3.6V | | | Unit |
|-----------------------------------------------|----------|------|-------------------|------|--------------------------------|------|------|------|
| | | Min. | Тур. | Max. | Min. | Тур. | Max. | |
| SCL Frequency | fSCL | _ | _ | 400 | _ | _ | 100 | kHz |
| Data clock "High" time | tHIGH | 0.6 | _ | _ | 4.0 | _ | _ | μs |
| Data clock "Low" time | tLOW | 1.2 | _ | _ | 4.7 | _ | _ | μs |
| SDA, SCL rise time *1 | tR | _ | _ | 0.3 | _ | _ | 1.0 | μs |
| SDA, SCL fall time *1 | tF | _ | _ | 0.3 | _ | _ | 0.3 | μs |
| Start condition hold time | tHD:STA | 0.6 | _ | _ | 4.0 | _ | _ | μs |
| Start condition setup time | tSU:STA | 0.6 | _ | _ | 4.7 | _ | _ | μs |
| Input data hold time | tHD:DAT | 0 | _ | _ | 0 | _ | _ | ns |
| Input data setup time | tSU:DAT | 100 | _ | _ | 250 | _ | _ | ns |
| Output data delay time | tPD | 0.1 | _ | 0.9 | 0.2 | _ | 3.5 | μs |
| Output data hold time | tDH | 0.1 | _ | _ | 0.2 | _ | _ | μs |
| Stop condition data setup time | tSU:STO | 0.6 | _ | _ | 4.7 | _ | _ | μs |
| Bus release time before transfer start | tBUF | 1.2 | _ | _ | 4.7 | _ | _ | μs |
| Internal write cycle time | tWR | _ | _ | 5 | _ | _ | 5 | ms |
| Noise removal valid period (SDA,SCL terminal) | tl | _ | _ | 0.1 | _ | _ | 0.1 | μs |
| WP hold time | tHD:WP | 0 | _ | _ | 0 | _ | _ | ns |
| WP setup time | tSU:WP | 0.1 | _ | _ | 0.1 | _ | _ | μs |
| WP valid time | tHIGH:WP | 1.0 | _ | _ | 1.0 | _ | _ | μs |

^{*1} Not 100% TESTED

● FAST-MODE and STANDARD-MODE

FAST-MODE and STANDARD-MODE are of same actions, and mode is changed. They are distinguished by action speeds. 100kHz action is called STANDARD-MODE, and 400kHz action is called FAST-MODE. This action frequency is the maximum action frequency, so 100kHz clock may be used in FAST-MODE. When power source voltage goes down, action at high speed is not carried out, therefore, at $Vcc=2.5V\sim5.5V$, 400kHz, namely, action is made in FASTMODE. (Action is made also in STANDARD-MODE) $Vcc=1.8V\sim2.5V$ is only action in 100kHz STANDARD-MODE.

Sync data input/output timing



OInput read at the rise edge of SCL OData output in sync with the fall of SCL

Fig.1-(a) Sync data input / output timing




Fig.1-(b) Start - stop bit




Fig.1-(c) Write cycle timing





Fig.1-(d) WP timing at write execution




OAt write execution, in the area from the D0 taken clock rise of the first DATA(1), to tWR, set WP= 'LOW'.

OBy setting WP "HIGH" in the area, write can be cancelled.

When it is set WP = 'HIGH' during tWR, write is forcibly ended, and data of address under access is not guaranteed, therefore write it once again.

Fig.1-(e) WP timing at write cancels

Block diagram



TEST terminal, please connect GND

Fig.2 Block diagram

Pin assignment and function




Fig.3 BU99901GUZ-W(bottom view)

| Land No. | Terminal name | Input / output | Unit |
|----------|---------------|----------------|--------------------------------------------------------------|
| В3 | VDD | - | Power Supply |
| B2 | GND | - | Reference voltage of all input / output |
| B1 | TEST | Input | TEST terminal, Connect GND |
| A3 | WP | Input | Write protect terminal |
| A2 | SCL | Input | Serial clock input |
| A1 | SDA | Input /output | Slave and word address, Serial data input serial data output |

● Characteristic data (The following values are Typ. ones.)




Fig.4 'H' input voltage V_{IH}1,2 (SCL,SDA,WP)




Fig.7 'L' output voltage V_{OL} - I_{OL} (Vcc=2.5V)




Fig.5 'L' input voltage V_{IL} (SCL,SDA,WP)




Fig.8 Input leak current I_{LI} (SCL,WP)




Fig.6 'L' output voltage V_{OL}-I_{OL}(Vcc=1.7V)




Fig.9 Output leak current

● Characteristic data (The following values are Typ. ones.)




Fig.10 Current consumption at WRITE operation lcc1 (fscl=400kHz)




Fig.13 Current consumption at READ operation Icc2 (fscl=100kHz)




Fig.16 Data clock High Period tHIGH




Fig.19 Start Condition Setup Time t_{SU:STA}




Fig.22 Input Data Setup Time tSU: DAT(HIGH)




Fig.11 Current consumption at READ operation Icc2 (fscl=400kHz)




Fig.14 Stanby operation ISB




Fig.17 Data clock Low Period tLOW




Fig.20 Input Data Hold Time tHD: DAT(HIGH)




Fig.23 Input Data Setup Time tSU : DAT(LOW)




Fig.12 Current consumption at WRITE operation lcc1 (fscl=100kHz)




Fig.15 SCL frequency fSCL




Fig.18 Start Condition Hold Time t_{HD:STA}




Fig.21 Input Data Hold Time tHD : DAT(LOW)




Fig.24 Data output delay time tPD0

● Characteristic data (The following values are Typ. ones.)




Fig.25 Data output delay time tPD1




Fig.28 Noise reduction efection time tI(SCL H)




Fig.31 Noise reduction efection time $t_{I}(SDA\ L)$




Fig.26 BUS open time before transmission tBUF




Fig.29 Noise reduction efection time tI(SCL L)




Fig.32 WP setup time tSU: WP




Fig.27 Internal writing cycle time tWR




Fig.30 Noise reduction efection time t1(SDA H)




Fig.33 WP efective time tHIGH: WP

I²C BUS communication

OI²C BUS data communication

I²C BUS data communication starts by start condition input, and ends by stop condition input. Data is always 8bit long, and acknowledge is always required after each byte.

I²C BUS carries out data transmission with plural devices connected by 2 communication lines of serial data (SDA) and serial clock (SCL).

Among devices, there are "master" that generates clock and control communication start and end, and "slave" that is controlled by addresses peculiar to devices.

EEPROM becomes "slave". And the device that outputs data to bus during data communication is called "transmitter", and the device that receives data is called "receiver".




Fig.34 Data transfer timing

OStart condition (start bit recognition)

- Before executing each command, start condition (start bit) where SDA goes from 'HIGH' down to 'LOW' when SCL is 'HIGH' is necessary.
- This IC always detects whether SDA and SCL are in start condition (start bit) or not, therefore, unless this condition is satisfied, any command is executed.

OStop condition (stop bit recognition)

· Each command can be ended by SDA rising from 'LOW' to 'HIGH' when stop condition (stop bit), namely, SCL is 'HIGH'

OAcknowledge (ACK) signal

- This acknowledge (ACK) signal is a software rule to show whether data transfer has been made normally or not. In master and slave, the device (µ-COM at slave address input of write command, read command, and this IC at data output of read command) at the transmitter (sending) side releases the bus after output of 8bit data.
- The device (this IC at slave address input of write command, read command, and µ-COM at data output of read command) at the receiver (receiving) side sets SDA 'LOW' during 9 clock cycles, and outputs acknowledge signal (ACK signal) showing that it has received the 8bit data.
- This IC, after recognizing start condition and slave address (8bit), outputs acknowledge signal (ACK signal) 'LOW'.
- · Each write action outputs acknowledge signal) (ACK signal) 'LOW', at receiving 8bit data (word address and write data).
- Each read action outputs 8bit data (read data), and detects acknowledge signal (ACK signal) 'LOW'.
- When acknowledge signal (ACK signal) is detected, and stop condition is not sent from the master (µ-COM) side, this IC continues data output. When acknowledge signal (ACK signal) is not detected, this IC stops data transfer, and recognizes stop condition (stop bit), and ends read action. And this IC gets in standby status.

ODevice addressing

- Output slave address after start condition from master.
- The significant 4 bits of slave address are used for recognizing a device type.
 The device code of this IC is fixed to '1010'.
- The most insignificant bit (R/W --- READ/WRITE) of slave address is used for designating write or read action, and is as shown below.

Setting R/ \overline{W} to 0 --- write (setting 0 to word address setting of random read) Setting R/ \overline{W} to 1 --- read

| Туре | Slave address | | | | | | | |
|--------------|---------------|---|---|---|---|---|---|------------------|
| BU99901GUZ-W | 1 | 1 | 1 | 0 | 0 | 0 | 0 | R/\overline{W} |

Write Command

OWrite cycle

Arbitrary data is written to EEPROM. When to write only 1 byte, byte write normally used, and when to write continuous
data of 2 bytes or more, simultaneous write is possible by page write cycle. The maximum number of write bytes is
specified per device of each capacity.
Up to 32 arbitrary bytes can be written.




Fig.35 Byte write cycle





Fig.36 Page write cycle

- Data is written to the address designated by word address (n-th address).
- By issuing stop bit after 8bit data input, write to memory cell inside starts.
- When internal write is started, command is not accepted for tWR (5ms at maximum).
- By page write cycle, the following can be written in bulk: Up to 32 bytes.
 (Refer to "Internal address increment of "Notes on page write cycle" in P9/16.)
- As for page write command of BU99901GUZ-W, after page select bit(PS) of slave address is designated arbitrarily, by continuing data input of 2 bytes or more, the address of insignificant 4 bits is incremented internally, and data up to 16 bytes can be written.
- As for page write cycle of BU99901GUZ-W, after the significant 7 bits of word address, are designated arbitrarily, by continuing data input of 2 bytes or more, the address of insignificant 5 bits is incremented internally, and data up to 32 bytes can be written.

ONotes on write cycle continuous input



ONotes on page write cycle

List of numbers of page write

| Number of pages | 32Byte | | |
|-----------------|--------------|--|--|
| Product number | BU99901GUZ-W | | |


The above numbers are maximum bytes for respective types. Any bytes below these can be written.

In the case of BU99901GUZ-W, 1 page = 32bytes, but the page write cycle write time is 5ms at maximum for 32byte bulk write.

It does not stand 5ms at maximum \times 32byte = 160ms(Max.).

OInternal address increment Page write mode

No digit up



For example, when it is started from address 1Eh, therefore, increment is made as below, 1Eh→1Fh→00h→01h···, which please note.

* 1Eh···16 in hexadecimal, therefore, 00011110 becomes a binary number.

OWrite protect (WP) terminal

Write protect (WP) function

When WP terminal is set Vcc (H level), data rewrite of all address is prohibited. When it is set GND (L level), data rewrite of all address is enabled. Be sure to connect this terminal to Vcc or GND, or control it to H level or L level. Do not use it open.

At extremely low voltage at power ON/OFF, by setting the WP terminal 'H', mistake write can be prevented. During tWR, set the WP terminal always to 'L'. If it is set 'H', write is forcibly terminated

Read Command

ORead cycle

Data of EEPROM is read. In read cycle, there are random read cycle and current read cycle.

Random read cycle is a command to read data by designating address, and is used generally.

Current read cycle is a command to read data of internal address register without designating address, and is used when to verify just after write cycle. In both the read cycles, sequential read cycle is available, and the next address data can be read in succession.




Fig.40 Sequential read cycle (in the case of current read cycle)

- In random read cycle, data of designated word address can be read.
- When the command just before current read cycle is random read cycle, current read cycle (each including sequential read cycle), data of incremented last read address (n)-th address, i.e., data of the (n+1)-th address is output.
- When ACK signal 'LOW' after D0 is detected, and stop condition is not sent from master (µ-COM) side, the next address data can be read in succession.
- Read cycle is ended by stop condition where 'H' is input to ACK signal after D0 and SDA signal is started at SCL signal 'H'.
- When 'H' is not input to ACK signal after D0, sequential read gets in, and the next data is output. Therefore, read command cycle cannot be ended. When to end read command cycle, be sure input stop condition to input 'H' to ACK signal after D0, and to start SDA at SCL signal 'H'.
- Sequential read is ended by stop condition where 'H' is input to ACK signal after arbitrary D0 and SDA is started at SCL signal 'H'.

■Software reset

Software reset is executed when to avoid malfunction after power on, and to reset during command input. Software reset has several kinds, and 3 kids of them are shown in the figure below. (Refer to Fig.41(a), Fig.41(b), Fig.41(c).) In dummy clock input area, release the SDA bus ('H' by pull up). In dummy clock area, ACK output and read data '0' (both 'L' level) may be output from EEPROM, therefore, if 'H' is input forcibly, output may conflict and over current may flow, leading to instantaneous power failure of system power source or influence upon devices.




Fig.41-(a) The case of 14 Dummy clock + START + START+ command input




Fig.41-(b) The case of START+9 Dummy clock + START + command input




Fig.41-(c) START × 9 + command input

Acknowledge polling

During internal write, all input commands are ignored, therefore ACK is not sent back. During internal automatic write execution after write cycle input, next command (slave address) is sent, and if the first ACK signal sends back 'L', then it means end of write action, while if it sends back 'H', it means now in writing. By use of acknowledge polling, next command can be executed without waiting for tWR = 5ms.

When to write continuously, $R/\overline{W} = 0$, when to carry out current read cycle after write, slave address $R/\overline{W} = 1$ is sent, and if ACK signal sends back 'L', then execute word address input and data so forth.




Fig.42 Case to continuously write by acknowledge polling

11/16

^{*} Start command from START input.

WP valid timing (write cancel)

WP is usually fixed to 'H' or 'L', but when WP is used to cancel write cycle and so forth, pay attention to the following WP valid timing. During write cycle execution, in cancel valid area, by setting WP='H', write cycle can be cancelled. In both byte write cycle and page write cycle, the area from the first start condition of command to the rise of clock to taken in D0 of data(in page write cycle, the first byte data) is cancel invalid area.

WP input in this area becomes Don't care. Set the setup time to rise of D0 taken 100ns or more. The area from the rise of SCL to take in D0 to the end of internal automatic write (tWR) is cancel valid area. And, when it is set WP='H' during tWR, write is ended forcibly, data of address under access is not guaranteed, therefore, write it once again.(Refer to Fig.43.) After execution of forced end by WP standby status gets in, so there is no need to wait for tWR (5ms at maximum).




Fig.43 WP valid timing

●Command cancel by start condition and stop condition

During command input, by continuously inputting start condition and stop condition, command can be cancelled. (Refer to Fig.44.)

However, in ACK output area and during data read, SDA bus may output 'L', and in this case, start condition and stop condition cannot be input, so reset is not available. Therefore, execute software reset. And when command is cancelled by start, stop condition, during random read cycle, sequential read cycle, or current read cycle, internal setting address is not determined, therefore, it is not possible to carry out current read cycle in succession. When to carry out read cycle in succession, carry out random read cycle.




Fig.44 Case of cancel by start, stop condition during slave address input

Cautions on microcontroller connection

ORs

In I²C BUS, it is recommended that SDA port is of open drain input/output. However, when to use CMOS input / output of tri state to SDA port, insert a series resistance Rs between the pull up resistance Rpu and the SDA terminal of EEPROM. This is controls over current that occurs when PMOS of the microcontroller and NMOS of EEPROM are turned ON simultaneously. Rs also plays the role of protection of SDA terminal against surge. Therefore, even when SDA port is open drain input/output, Rs can be used.





Fig.45 I/O circuit diagram



Over current flows to SDA line by 'H' output of microcontroller and 'L' output of EEPROM.

Fig.46 Input/output collision timing

OMaximum value of Rs

The maximum value of Rs is determined by following relations.

- (1) SDA rise time to be determined by the capacity (CBUS) of bus line of Rpu and SDA shoulder be tR or below. And AC timing should be satisfied even when SDA rise time is late.
- (2) The bus electric potential ⊗ to be determined by Rpu and Rs the moment when EEPROM outputs 'L' to SDA bus should sufficiently secure the input 'L' level (V_{IL}) of microcontroller including recommended noise margin 0.1Vcc.




Fig.47 I/O circuit diagram

$$\frac{(\text{Vcc-Vol}) \times \text{Rs}}{\text{RPU+RS}} + \text{Vol+0.1Vcc} \leq \text{Vil}$$

$$\therefore \text{Rs} \leq \frac{\text{Vil-Vol-0.1Vcc}}{1.1\text{Vcc-Vii}} \times \text{RPO}$$

Example) When VCC=3V, VIL=0.3VCC, VOL=0.4V, RPU=10k Ω ,

from(2), Rs
$$\leq \frac{0.3 \times 3 - 0.4 - 0.1 \times 3}{1.1 \times 3 - 0.3 \times 3} \times 10 \times 10$$

 $\leq 0.835 [k\Omega]$

OMaximum value of Rs

The minimum value of Rs is determined by over current at bus collision. When over current flows, noises in power source line, and instantaneous power failure of power source may occur. When allowable over current is defined as I, the following relation must be satisfied. Determine the allowable current in consideration of impedance of power source line in set and so forth. Set the over current to EEPROM 10mA or below.




Fig.48 I/O circuit diagram

$$\frac{\text{Vcc}}{\text{Rs}} \le 1$$

$$\therefore$$
 Rs $\geq \frac{\text{Vcc}}{\text{I}}$

Example) When Vcc=3V, I=10mA

Rs
$$\geq \frac{3}{10 \times 10^{3}}$$

 $\geq 300 \lceil \Omega \rceil$

●I²C BUS input / output circuit

OInput (SCL, SDA)




Fig.49 Input pin circuit diagram

OInput/Output (SDA)




Fig.50 Input /output pin circuit diagram

●Notes on power ON

At power on, in IC internal circuit and set, Vcc rises through unstable low voltage area, and IC inside is not completely reset, and malfunction may occur. To prevent this, functions of POR circuit and LVCC circuit are equipped. To assure the action, observe the following condition at power on.

- 1. Set SDA = 'H' and SCL ='L' or 'H'
- 2. Start power source so as to satisfy the recommended conditions of tR, tOFF, and Vbot for operating POR circuit.




Fig.51 Rise waveform diagram

Recommended conditions of tR,tOFF,Vbot

| tR | tOFF | Vbot |
|----------------|----------------|---------------|
| 10ms or below | 10ms or longer | 0.3V or below |
| 100ms or below | 10ms or longer | 0.2V or below |

- 3. Set SDA and SCL so as not to become 'Hi-Z'.
 - When the above conditions 1 and 2 cannot be observed, take the following countermeasures.
 - a) In the case when the above conditions 1 cannot be observed. When SDA becomes 'L' at power on .
 - →Control SCL and SDA as shown below, to make SCL and SDA, 'H' and 'H'.




Fig.52 When SCL='H' and SDA='L'




Fig.53 When SCL='H' and SDA='L'

- b) In the case when the above condition 2 cannot be observed.
 - →After power source becomes stable, execute software reset(P11).
- c) In the case when the above conditions 1 and 2 cannot be observed.
 - →Carry out a), and then carry out b).

Low voltage malfunction prevention function

LVCC circuit prevents data rewrite action at low power, and prevents wrong write.

At LVCC voltage (Typ. =1.2V) or below, it prevent data rewrite.

•Vcc noise countermeasures

OBypass capacitor

When noise or surge gets in the power source line, malfunction may occur, therefore, for removing these, it is recommended to attach a bypass capacitor (0.1µF) between IC Vcc and GND. At that moment, attach it as close to IC as possible. And, it is also recommended to attach a bypass capacitor between board Vcc and GND.

Notes for use

- (1) Described numeric values and data are design representative values, and the values are not guaranteed.
- (2) We believe that application circuit examples are recommendable, however, in actual use, confirm characteristics further sufficiently. In the case of use by changing the fixed number of external parts, make your decision with sufficient margin in consideration of static characteristics and transition characteristics and fluctuations of external parts and our LSI.
- (3) Absolute maximum ratings


If the absolute maximum ratings such as impressed voltage and action temperature range and so forth are exceeded, LSI may be destructed. Do not impress voltage and temperature exceeding the absolute maximum ratings. In the case of fear exceeding the absolute maximum ratings, take physical safety countermeasures such as fuses, and see to it that conditions exceeding the absolute maximum ratings should not be impressed to LSI.

(4) GND electric potential


Set the voltage of GND terminal lowest at any action condition. Make sure that each terminal voltage is lower than that of GND terminal.


- (5) Terminal design
 - In consideration of permissible loss in actual use condition, carry out heat design with sufficient margin.
- (6) Terminal to terminal shortcircuit and wrong packaging When to package LSI onto a board, pay sufficient attention to LSI direction and displacement. Wrong packaging may destruct LSI. And in the case of shortcircuit between LSI terminals and terminals and power source, terminal and GND owing to foreign matter, LSI may be destructed.
- (7) Use in a strong electromagnetic field may cause malfunction, therefore, evaluate design sufficiently.

Ordering part number



VCSP30L1(BU99901GUZ-W)





Notes

No copying or reproduction of this document, in part or in whole, is permitted without the consent of ROHM Co.,Ltd.

The content specified herein is subject to change for improvement without notice.

The content specified herein is for the purpose of introducing ROHM's products (hereinafter "Products"). If you wish to use any such Product, please be sure to refer to the specifications, which can be obtained from ROHM upon request.

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.

Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, ROHM shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. ROHM does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by ROHM and other parties. ROHM shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).

The Products specified in this document are not designed to be radiation tolerant.

While ROHM always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.

Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. ROHM shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). ROHM shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing.

If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.



Thank you for your accessing to ROHM product informations. More detail product informations and catalogs are available, please contact us.

ROHM Customer Support System

http://www.rohm.com/contact/