

HIGH-SPEED 2K x 9 **DUAL-PORT STATIC RAM** WITH BUSY & INTERRUPT

PRELIMINARY IDT70121S/L IDT70125S/L T-46-23-12

FEATURES:

- · High-speed access
- Military: 35/45/55/70ns (max.)
- Commercial: 25/35/45/55ns (max.)
- · Low-power operation
- IDT70121/70125S
 - Active: 400mW (typ.)
 - Standby: 7mW (typ.)
- IDT70121/70125L
- Active: 400mW (typ.) Standby: 2mW (typ.)
- · Fully asychronous operation from either port
- MASTER IDT70121 easily expands data bus width to 18 bits or more using SLAVE IDT70125 chip
- On-chip port arbitration logic (IDT70121 only)
 BUSY output flag on Master; BUSY input on Slave
- INT flag for port-to-port communication
- · Battery backup operation-2V data retention
- TTL compatible, signal 5V (±10%) power supply
- · Available in popular hermetic and plastic packages
- · Military product compliant to MIL-STD-883, Class B

· Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications


DESCRIPTION:

The IDT70121/IDT70125 are high-speed 2K x 9 dual-port static RAMs. The IDT70121 is designed to be used as a standalone 9-bit dual-port RAM or as a "MASTER" dual-port RAM together with the IDT70125 "SLAVE" dual-port in 18-bit-ormore word width systems. Using the IDT MASTER/SLAVE dual-port RAM approach in 18-bit-or-wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.

Both devices provide two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power-down feature, controlled by CE, permits the on-chip circuitry of each port to enter a very low standby power mode.

The IDT70121/IDT70125 utilizes a 9-bit wide data path to allow for Data/Control and parity bits at the user's option. This feature is especially useful in data communications

FUNCTIONAL BLOCK DIAGRAM



CEMOS is a trademark of Integrated Device Technology, Inc.

APRIL 1992

MILITARY AND COMMERCIAL TEMPERATURE RANGES 01992 Integrated Device Technology, Inc.

DSC-1050/2



MILITARY AND COMMERCIAL TEMPERATURE RANGES

DESCRIPTION (Continued):

applications where it is necessary to use a parity bit for transmission/reception error checking.


Fabricated using IDT's CEMOS™ high-performance technology, these devices typically operate on only 400mW of power at maximum access times as fast as 25ns. Low-power

T-46-23-12

(L) versions offer battery backup data retention capability with each port typically consuming 200μW from a 2V battery.

The IDT70121/IDT70125 devices are packaged in 52-pin LCCs and 52-pin PLCCs. The military devices are processed 100% in compliance to the test methods of MIL-STD-883, Method 5004.

PIN CONFIGURATIONS



2654 drw 02

TOP VIEW

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕта	Storage Temperature	-55 to +125	-65 to +150	°C
lout	DC Output Current	50	50	mA

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliabilty.

2. VTERM must not exceed Vcc + 0.5V,

RECOMMENDED OPERATING TEMPERATURE **AND SUPPLY VOLTAGE**

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	OV	5.0V ± 10%
Commercial	0°C to +70°C	٥٧	5.0V ± 10%

2654 tbl 02

RECOMMENDED DC **OPERATING CONDITIONS**

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5	5.5	V
GND	Supply Voltage	0	0	0.0	٧
Viri	Input High Votage	2.2		6.0 ⁽²⁾	٧
Vil	Input Low Voltage	-0.5(1)	_	0.8	v

NOTE:

1. VIL = -3.0V for pulse width less than 20ns.

2. VTERM must not exceed Vcc + 0.5V.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE (Vcc = 5.0V ± 10%)

T-46-23-12

	-		701 701	701 701			
ymbol	Parameter	Test Condition	Min.	Max.	Min.	Max.	Unit
lu	Input Leakage Current ⁽⁷⁾	Vcc = 5.5V, Vin = 0V to Vcc	_	10		5	μA
[LO]	Output Leakage Current	CE = VIH, VOUT = 0V to VCC		10		5	μΑ
Vol	Output Low Voltage	loL = 4mA		0.4		0.4	V
Vон	Output High Voltage	IOH = -4mA	2.4		2.4	_	V

2654 tbf 04

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE^(1,6) (Vcc = 5V ± 10%)

71 LII	111100 121111	ETTATOTIE ATTO COL		~-	••••			-	,,,,,,			,			
		Test				x 25 ⁽²⁾ x 25 ⁽²⁾								x 70 ⁽³⁾ x 70 ⁽³⁾	
Symbol	Parameter	Condition	Versio	n	Тур.	Max.	Тур.	Max.	Тур.	Max.	Тур.	Max.	Тур.	Max.	Uni
loo	Dynamic Operating	CE ≤ VIL Outputs Open	Mil.	S	=	_	125 125	290 230	125 125	285 225	125 125		125 125	275 215	mΑ
	Current (Both Ports Active)	f = fMAX ⁽⁴⁾	Com'l.	s L	125 125	260 220	125 125	250 210	125 125	245 205	125 125	240 200	_	_	
İSB1	Standby Current (Both	CEL and CEn ≥ VIH	Mil.	S L	_	=	30 30	80 60	30 30	80 60	30 30	80 60	30 30	80 60	mA
	Ports—TTL Level Inputs)	f = fMAX ⁽⁴⁾	Com'l.	S L	30 30	65 45	30 30	65 45	30 30	65 45	30 30	65 45	<u> </u>	_	
ISB2	Standby Current (One	CEL or CER ≥ VIH Active Port	Mil.	S L			80 80	185 150	80 80	180 145	80 80	175 140	80 80	170 135	mA
	Port—TTL Level Inputs)	Outputs Open, f = fMAX ⁽⁴⁾	Com'l.	S L	80 80	175 145		165 135	80 80	160 130	40 40	155 125	_	_	
ISB3	Full Standby Current (Both	Both Ports CER and CEL ≥ Vcc – 0.2V	Mil.	S L	=	_	1.0 0.2	30 10	1.0 0.2	30 10	1.0 0.2	30 10	1,0 0.2	30 10	,mA
	Ports—CMOS Level Inputs)	Vin ≥ Vcc - 0.2V or Vin ≤ 0.2V, $f = 0^{(5)}$	Com'l.	S L	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 5	_		
ISB4	Full Standby Current (One	One Port CEL or CER ≥ Vcc - 0.2V, ViN ≥ Vcc - 0.2V or		S	=	_	70 70	175 140	70 70	170 135	70 70	165 130		160 125	mA
	Port—CMOS Level Inputs)	Vin ≤ 0.2V, Active Port Outputs Open, f = fMAX ⁽⁴⁾	Com'l.	S	70 70	170 140		160 130	70 70	155 125	70 70	150 120		=	



2654 tbl 05

1. "x" in part numbers indicates power rating (S or L).

2. 0°C to +70°C temperature range only.

6. Vcc=5V, TA=+25°C for Typ.
7. At Vcc≤2.0V input leakages are undefined.

^{2. 0} to 470 to emperature range only.

3. -55°C to +125°C temperature range only.

4. Atf = fixxx, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/tnc, and using "AC TEST CONDITIONS" of input levels of GND to 3V.

5. 1 = 0 means no address or control lines change. Applies only to inputs at CMOS level standby.

2654 tbl 06

IDT 70121/IDT 70125 HIGH-SPEED 2K x 9 DUAL-PORT STATIC RAM WITH BUSY & INTERRUPT

MILITARY AND COMMERCIAL TEMPERATURE RANGES

DATA RETENTION CHARACTERISTICS (L Version Only)


	T-	46	-23	-12
--	----	----	-----	-----

		·		70	21L/7012	25L	П
Symbol	Parameter	Test Condition		Min.	Typ. ⁽¹⁾	Max.	Unit
VDR	Vcc for Data Retention			2	1.75	III A	 ;;;
ICCDR	Data Retention Current	Vcc = 2.0V, CE ≥ Vcc - 0.2V	Mil.		100	4000	μA
			Com'l.		100	1500	μA
tcor(3)	Chip Deselect to Data Retention Time	Vin ≥ Vcc - 0.2V or Vin ≤ 0.2V		0			ns
tR ⁽³⁾	Operation Recovery Time	7	i	tac(2)			ns

NOTES:

- 1. Vcc = 2V, TA = +25°C.
 2. tac = Read Cycle Time.
 3. This parameter is guaranteed but not tested.

DATA RETENTION WAVEFORM



AC TEST CONDITIONS

Output Load	See Figures 1, 2 & 3
Output Reference Levels	1.5V
Input Timing Reference Levels	1.5V
Input Rise/Fall Times	5ns
Input Pulse Levels	GND to 3.0V

 167Ω DATAout -30pF*

Figure 1. Equivalent Output Load




Figure 2. Output Load (for thz, tLz, twz, and tow)




Figure 3. Equivalent BUSY and INT Output Load

2654 drw 05

^{*} Including scope and jig.

MILITARY AND COMMERCIAL TEMPERATURE RANGES


AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁵⁾

T-46-23-12


Parameter	70125 Min.			x 35	70125	5 x 45 l	70125	5 V 55	70405	n(3)	¥
	Min.	4.									
		Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
•											
Read Cycle Time	25	_	35	-	45	_	55	1	70		ns
Address Access Time		25	_	35		45	_	55	_	70	ns
Chip Enable Access Time	T-	25	1	35		45	_	55	-	70	ns
Output Enable Access Time		12		25		30	-	35	_	40	ns
	0		0		0	1	0		0		ns
Output Low Z Time(1,4)	0	_	0		0	-	0		Q		ns
Output High Z Time(1,4)		10	l	15	1	20	l	30		35	กร
Chip Enable to Power-Up Time(4)	0		0	_	0	1	0	_	0		ns
Chip Disable to Power-Down Time ⁽⁴⁾		50	_	50	_	50	_	50		50	ns
-	Read Cycle Time Address Access Time Chip Enable Access Time Output Enable Access Time Output Hold from Address Change Output Low Z Time ^(1,4) Output High Z Time ^(1,4) Output High Z Time ^(1,4) Chip Enable to Power-Up Time ⁽⁴⁾	Read Cycle Time 25 Address Access Time — Chip Enable Access Time — Output Enable Access Time — Output Hold from Address Change 0 Output Low Z Time ^(1,4) 0 Output High Z Time ^(1,4) — Chip Enable to Power-Up Time ⁽⁴⁾ 0	Read Cycle Time	Read Cycle Time 25 — 35 Address Access Time — 25 — Chip Enable Access Time — 25 — Output Enable Access Time — 12 — Output Hold from Address Change 0 — 0 Output Low Z Time ^(1,4) 0 — 0 Output High Z Time ^(1,4) — 10 — Chip Enable to Power-Up Time ⁽⁴⁾ 0 — 0	Read Cycle Time	Read Cycle Time 25 — 35 — 45 Address Access Time — 25 — 35 — Chip Enable Access Time — 25 — 35 — Output Enable Access Time — 12 — 25 — Output Hold from Address Change 0 — 0 — 0 Output Low Z Time ^(1,4) 0 — 0 — 0 Output High Z Time ^(1,4) — 10 — 15 — Chip Enable to Power-Up Time ⁽⁴⁾ 0 — 0 — 0	Read Cycle Time	Read Cycle Time	Read Cycle Time	Read Cycle Time 25 — 35 — 45 — 55 — 70 Address Access Time — 25 — 35 — 45 — 55 — Chip Enable Access Time — 25 — 35 — 45 — 55 — Output Enable Access Time — 12 — 25 — 30 — 35 — Output Hold from Address Change 0 — <td< td=""><td> Read Cycle Time</td></td<>	Read Cycle Time

- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1, 2 and 3).
- 2. 0°C to +70°C temperature range only.
- 3. -55°C to +125°C range only.
- 4. This parameter guaranteed but not tested.
 5. "x" in part numbers indicates power rating (S or L).

TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE^(1,2,4)



TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE^(1,3)



NOTES:

- R/W is high for Read Cycles.
 Device is continuously enabled, CE = VIL.
- Addresses valid prior to, or coincident with, CE transition low.
 OE = Vil.

2654 drw 09

47E D 4825771 0009787 7 **m**IDT

IDT 70121/IDT 70125 HIGH-SPEED 2K x 9 DUAL-PORT STATIC RAM WITH BUSY & INTERRUPT

MILITARY AND COMMERCIAL TEMPERATURE RANGES

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁶⁾

T-46-23-12

		70121 70125	x 25 ⁽²⁾ x 25 ⁽²⁾	70121 x 35 70125 x 35				70121 x 55 70125 x 55		70125 x 70 [©]		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max	Unii
Write Cyc	ele	· · · · · · · · · · · · · · · · · · ·		<u> </u>	L		L				1	1
two	Write Cycle Time ^(b)	25	—	35	-	45		55	_	70	T	ns
tew	Chip Enable to End of Write	20	_	30	_	35	_	40	 _	50	=	ns
taw	Address Valid to End of Write	20		30		35	_	40	_	50	=	ns
tas	Address Set-up Time	0		0		0	_	0	=	0		ns
twp	Write Pulse Width ⁽⁷⁾	20	_	30		35		40	_	50		ns
twn	Write Recovery Time	0		0		0		0		0		ns
tow	Data Valid to End of Write	12		20	_	20		20	_	.30	_	ns
tHZ	Output High Z Time(1,4)	-	10	-	15		20		30	_	35	ns
ton	Data Hold Time	0		0		0		0		ō		ns
twz	Write Enabled to Output in High Z ^(1,4)		10		15		20		30		35	ns
tow	Output Active from End of Write ^(1,4)	0		0		0	-	0		0	-	ns


NOTES:

1. Transition is measured ±500mV from low or high voltage with load (Figures 1, 2 and 3),
2. 0°C to +70°C temperature range only,
3. -55°C to +125°C temperature range only,
4. This parameter guaranteed but not tested,
5. For MASTER/SLAVE combination, two = lbaA + twp,
6. "x" in part numbers indicates power rating (S or L),
7. Specified for OE at high (Refer to "Timing Waveform of Write Cycle", Note 7).


MILITARY AND COMMERCIAL TEMPERATURE RANGES

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING(1,2,3,7)

T-46-23-12



TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text{CE}}$ CONTROLLED TIMING^(1,2,3,5)





NOTES:

- R/W must be high during all address transitions.
 A write occurs during the overlap (tew or twp) of a low CE and a low R/W.
 twn is measured from the earlier of CE or R/W going high to the end of the write cycle.

- twith a friesdured from the locality of CE of NAW going high to the end of the Mile Syste.

 During this period, the I/O pins are in the output state and input signals must not be applied.

 If the OE low transition occurs simultaneously with or after the RAW low transition, the outputs remain in the high impedance state.

 Transition is measured ± 500mV from steady state with a 5pF load (including scope and Jig). This parameter is sampled and not 100% tested.

 If OE is low during a RAW controlled write cycle, the write pulse width must be the larger of two or (twz + tow) to allow the I/O drivers to turn off
- data to be placed on the bus for the required tow. If OE is high during a R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE⁽⁸⁾

T-46-23-12

2654 tbl 10

	-		x 25 ⁽¹⁾		1 x 35 5 x 35		1 x 45				x 70 ⁽²⁾	
Symbol	Parameter				Max.		5 x 45 Max.				x 70 ⁽²⁾ Max.	
Busy Tim	ing (For Master IDT70121 Only)						·			<u> </u>		
tbaa	BUSY Access Time to Address	T =	25	_	35		35	-	45	_	45	ns
tBDA	BUSY Disable Time to Address	-	20	_	30	_	35	-	40	_	40	ns
tBAC	BUSY Access Time to Chip Enable	Γ-	20	_	30	-	30	_	35		35	ns
tBDC	BUSY Disable Time to Chip Enable	_	20	_	25		25	_	30	_	30	ns
tWDD	Write Pulse to Data Delay ⁽³⁾	_	50		60		70	_	80		95	ns
todo	Write Data Valid to Read Data Delay ⁽³⁾	—	35		45	-	55		65	_	80	ns
taps	Arbitration Priority Set-up Time ⁽⁴⁾	5	_	5	_	5	-	5	=	5	=	ns
teoo	BUSY Disable to Valid Data ⁽⁵⁾	 	Note 5		Note 5	_	Note 5		Note 5		Note 5	ns
Busy Tim	ing (For Slave IDT70125 Only)		·									
twe	Write to BUSY Input ⁽⁶⁾	0	-	0	-	0	_	0	Γ=	0		ns
twn	Write Hold After BUSY ⁽⁷⁾	15	_	20		20	-	20	-	20	_	ns
twdd	Write Pulse to Data Delay ⁽⁹⁾	_	50	_	60	_	70	-	80		95	ns
topp	Write Data Valid to Read Data Delay ⁽⁹⁾	-	35	_	45		55		65	-	80	ns

NOTES:

NOTES:

1. 0°C to +70°C temperature range only.

2. -55°C to +125°C temperature range only.

3. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY (For Master IDT70121 Only)."

4. To ensure that the earlier of the two ports wins.

5. tapo is a calculated parameter and is the greater of 0, twop – two (actual) or topp – tow (actual).


6. To ensure that a write cycle is inhibited during contention.

To ensure that a write cycle is completed after contention.
 To ensure that a write cycle is completed after contention.
 "x" in part numbers indicates power rating (S or L).
 Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read With BUSY Port-to-Port Delay (For SLAVE IDT70125 Only)."

MILITARY AND COMMERCIAL TEMPERATURE RANGES

TIMING WAVEFORM OF READ WITH BUSY (1,2,3) (FOR MASTER IDT70121)


T-46-23-12



NOTES:

- To ensure that the earlier of the two ports wins.
 Write Cycle parameters should be adhered to, to ensure proper writing.
 Device is continuously enabled for both ports.
 OE at LOW for the reading port.

TIMING WAVEFORM OF WRITE WITH PORT-TO-PORT DELAY(1,2,3) (FOR SLAVE IDT70125 ONLY)






NOTES:

- Assume BUSY input at HIGH for the writing port, and OE at LOW for the reading port.
 Write Cycle parameters should be adhered to, to ensure proper writing.
 Device is continuously enabled for both ports.

MILITARY AND COMMERCIAL TEMPERATURE RANGES


TIMING WAVEFORM OF WRITE WITH BUSY (FOR SLAVE IDT70125 ONLY)

T-46-23-12




TIMING WAVEFORM OF CONTENTION CYCLE NO. 1, CE ARBITRATION (FOR MASTER IDT70121 ONLY)

CEL VALID FIRST:



CER VALID FIRST:




MILITARY AND COMMERCIAL TEMPERATURE RANGES


TIMING WAVEFORM OF CONTENTION CYCLE NO. 2, ADDRESS VALID ARBITRATION (FOR MASTER IDT70121 ONLY)(1)

T-46-23-12

LEFT ADDRESS VALID FIRST:



RIGHT ADDRESS VALID FIRST:



NOTE: 1. CEL = CER = VIL.

AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE(3)


		70121 70125										
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Uni
Interrupt	Timing											
tas	Address Set-up Time	. 0	Γ=	0		0	_	O	<u> </u>	0	Γ	ns
twn	Write Recovery Time	0		0	_	0	-	0		0		пз
tins	Interrupt Set Time	_	25	_	35	_	40	_	45	_	50	ns
tinr	Interrupt Reset Time		25	_	35	_	40	_	45	_	50	ns



NOTES:

1. 0°C to +70°C temperature range only.
2. -55°C to +125°C temperature range only.

3. "X" in part numbers indicates power rating (S or L).




47E D ■ 4825771 0009793 2 **■**IDT

MILITARY AND COMMERCIAL TEMPERATURE RANGES


TIMING WAVEFORM OF INTERRUPT MODE^(1,2)

T-46-23-12

LEFT SIDE SETS INTR:



RIGHT SIDE CLEARS INTA:



NOTES:
1. CEL = CER = VIL.
2. INTL and INTR are reset (high) during power-up.



47E D

4825771 0009794 4 MM IDT


IDT 70121/IDT 70125 HIGH-SPEED 2K x 9 **DUAL-PORT STATIC RAM WITH BUSY & INTERRUPT**

MILITARY AND COMMERCIAL TEMPERATURE RANGES


TIMING WAVEFORM OF INTERRUPT MODE^(1,2)

T-46-23-12

RIGHT SIDE SETS INTL:



LEFT SIDE CLEARS INTL:




NOTES:

1. ČEL = ČER = VIL.

2. INTL and INTR are reset to Von during power-up.

18-BIT MASTER/SLAVE DUAL-PORT MEMORY SYSTEMS





NOTE:

1. No arbitration in IDT70125 (SLAVE). BUSYIN inhibits write in IDT70125 (SLAVE).

T-46-23-12

MILITARY AND COMMERCIAL TEMPERATURE RANGES

FUNCTIONAL DESCRIPTION

The IDT70121/IDT70125 provide two ports with separate control, address, and I/O pins that permit independent access for reads or writes to any location in memory. These devices have an automatic power-down feature controlled by \overline{CE} . The \overline{CE} controls on-chip power-down circuitry that permits the respective port to go into a standby mode when not selected (\overline{CE} high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control (\overline{OE}). In the read mode, the port's \overline{OE} turns on the output drivers when set LOW. Non-contention READ/WRITE conditions are illustrated in Table I.

The interrupt flag (INT) permits communication between ports or systems. If the user chooses to use the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag (INTL) is set when the right port writes to memory location 7FE (HEX). The left port clears the interrupt by reading address location 7FE. Likewise, the right port interrupt flag (INTR) is set when the left port writes to memory location 7FF (HEX) and to clear the interrupt flag (INTR), the right port must read the memory location 7FF. The message (9 bits) at 7FE or 7FF is user-defined. If the interrupt function is not used, address locations 7FE and 7FF are not used as mail boxes but as part of the random access memory. Refer to Table II for the interrupt operation.

ARBITRATION LOGIC, FUNCTIONAL DESCRIPTION

The arbitration logic will resolve an address match or a chip enable match down to 5ns minimum and determine which port has access. In all cases, an active BUSY flag will be set for the delayed port.

The BUSY flags are provided for the situation when both ports simultaneously access the same memory location. When this situation occurs, on-chip arbitration logic will determine which port has access and sets the delayed port's BUSY flag. BUSY is set at speeds that permit the processor to hold the operation and its respective address and data. It is important to note that the write operation is invalid for the port

that has BUSY set LOW. The delayed port will have access when BUSY goes inactive.

Contention occurs when both left and right ports are active and both addresses match. When this situation occurs, the on-chip arbitration logic determines access. Two modes of arbitration are provided: (1) if the addresses match and are valid before \overline{CE} , on-chip logic arbitrates between \overline{CE} and \overline{CE} for access; or (2) if the \overline{CE} s are low before an address match, on-chip control logic arbitrates between the left and right addresses for access (refer to Table III). In either mode of arbitration, the delayed port's BUSY flag is set and will reset when the port granted access completes its operation.

DATA BUS WIDTH EXPANSION, MASTER/SLAVE DESCRIPTION

Expanding the data bus width to eighteen-or-more-bits in a dual-port RAM system implies that several chips will be active at the same time. If each chip includes a hardware arbitrator, and the addresses for each chip arrive at the same time, it is possible that one will activate its BUSYL while another activates its BUSYR signal. Both sides are now busy and the CPUs will wait indefinitely for their port to become free.

To avoid this "Busy Lock-Out" problem, IDT has developed a MASTER/SLAVE approach where only one hardware arbitrator, in the MASTER, is used. The SLAVE has BUSY inputs which allow an interface to the MASTER with no external components and with a speed advantage over other systems.

When expanding dual-port RAMs in width, the writing of the SLAVE RAMs must be delayed until after the BUSY input has settled. Otherwise, the SLAVE chip may begin a write cycle during a contention situation. Conversely, the write pulse must extend a hold time past BUSY to ensure that a write cycle takes place after the contention is resolved. This timing is inherent in all dual-port memory systems where more than one chip is active at the same time.

The write pulse to the SLAVE should be delayed by the maximum arbitration time of the MASTER. If, then, a contention occurs, the write to the SLAVE will be inhibited due to BUSY from the MASTER.

INTEGRATED DEVICE

47E D

4825771 0009796 8 MMIDT

IDT 70121/IDT 70125 HIGH-SPEED 2K x 9 **DUAL-PORT STATIC RAM WITH BUSY & INTERRUPT**

MILITARY AND COMMERCIAL TEMPERATURE RANGES

T-46-23-12

TRUTH TABLES TABLE I. NON-CONTENTION READ/WRITE CONTROL⁽⁴⁾

L	eft or	Right	Port ⁽¹⁾	
R/W	CE	OE	D0-8	Function
Х	Н	Х	Z	Port Disabled and in Power- Down Mode, Issz or Issa
Х	Н	X		CER = CEL = H, Power-Down Mode, ISB1 or ISB3
٦	L	X	DATAIN	Data on Port Written Into Memory ⁽²⁾
Н	L	L		Data in Memory Output on Port ⁽³⁾
Н	L,	H	Z	High Impedance Outputs

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Condition	Max.	Unit	
Cin	Input Capacitance	VIN = OV	11	ρF	
COUT	Output Capacitance	Vout = 0V	11	рF	
NOTE:				2654 tbl 1	

1. This parameter is determined by device characterization but is not production tested.

NOTES:

1. AOL - A10L # AOR - A10R.

2. If BUSY = L, data is not written.

3. If BUSY = L, data may not be valid, see twpp and topp timing.

4. H = HIGH, L = LOW, X = DON'T CARE, Z = HIGH IMPEDANCE

TABLE II. INTERRUPT FLAG(1,4)

	Left Port				Right Port					
R/WL	CEL	ŌĒL	AOL - A1OL	INTL	R/WR	CER	OER	AOL - A10R	INTA	Function
L.	L	X	7FF	X	X	Х	Х	Х	L ⁽²⁾	Set Right INTR Flag
X	Х	X	X	X	Х	L.	L	7FF	H ⁽³⁾	Reset Right INTR Flag
X	Х	Х	Х	L(3)	L	L	Х	7FE	X	Set Left INTL Flag
X	L	L	7FE	H ⁽²⁾	Х	Х	Х	X	Х	Reset Left INTL Flag

2654 tbl 12

NOTES:

1. Assumes BUSYL = BUSYR = H.

2. If BUSYL = L, then NC.

3. If BUSYR = L, then NC.

4. H = HIGH, L = LOW, X = DON'T CARE, NC = NO CHANGE

TABLE III. ARBITRATION(2)

Left	Port	Right	Port	Flag	js ⁽¹⁾					
CEL	AOL - A1OL	CER	A0R A10R	BUSYL	BUSYR	Function				
H	X	Н	Х	Н	Н	No Contention				
Ļ	Any	Н	X	Н	Н	No Contention				
Н	X	Ļ	Any	Н	Н	No Contention				
L	L ≠ AOR A1OR		≠ AoL - AtoL	H	H	No Contention				
Address Arbitra	Address Arbitration With CE Low Before Address Match									
L	LV5R	L	LV5R	Н	L	L-Port Wins				
L,	RV5L	L	RV5L	L	Н	R-Port Wins				
L	L Same		L Same		L.	Arbitration Resolved				
L.	Same	L	Same	L	. Н	Arbitration Resolved				
CE Arbitration	CE Arbitration With Address Match Before CE									
LL5R	= A0R - A10R	LL5R	= A0L A10L	Н	L	L-Port Wins				
RL5L	= A0R - A10R	RL5L	= A0L - A10L	Ĺ.	Н	R-Port Wins				
LW5R	= AOR - A1OR	LW5R	= AOL A1OL	Н	L	Arbitration Resolved				
LW5R	= A0R - A10R	LW5R	= A0L - A10L	L	Н	Arbitration Resolved				

NOTES:

1. INT Flags Don't Care.
2. X = DON'T CARE, L = LOW, H = HIGH
LV5R = Left Address Valid ≥ 5ns before right address. RV5L = Right Address Valid ≥ 5ns before left address. 2654 tbl 15

Same = Left and Right Addresses match within 5ns of each other. LL5R = Left \overline{CE} = LOW \geq 5ns before Right \overline{CE} . RL5L = Right \overline{CE} = LOW \geq 5ns before Left \overline{CE} .

LW5R = Left and right CE = LOW within 5ns of each other.

