



1Mx32 3.3V Flash Module

FEATURES

- Access Times of 100, 120, 150ns
- Packaging
 - 66 pin, PGA Type, 1.185" square, Hermetic Ceramic HIP (Package 401)
 - 68 lead, Low Profile CQFP (G2T), 4.6mm (0.180") square (Package 509)
- 1,000,000 Erase/Program Cycles
- Sector Architecture
 - One 16KByte, two 8KBytes, one 32KByte, and fifteen 64kBytes in byte mode
 - Any combination of sectors can be concurrently erased. Also supports full chip erase
- Organized as 1Mx32
- Commercial, Industrial and Military Temperature Ranges
- 3.3 Volt for Read and Write Operations
- Boot Code Sector Architecture (Bottom)
- Low Power CMOS, 1.0mA Standby
- Embedded Erase and Program Algorithms
- Built-in Decoupling Caps for Low Noise Operation
- Erase Suspend/Resume
 - Supports reading data from or programing data to a sector not being erased
- Low Current Consumption


Typical values at 5MHz:

 - 40mA Active Read Current
 - 80mA Program/Erase Current
- Weight
 - WF1M32B-XG2TX3 -8 grams typical
 - WF1M32B-XHX3 -13 grams typical

Note: For programming information refer to Flash Programming 8M3 Application Note.

PIN CONFIGURATION FOR WF1M32B-XHX3


Top View



Pin Description



I/O0-31	Data Inputs/Outputs
A0-19	Address Inputs
WE#	Write Enable
CS1-4#	Chip Selects
OE#	Output Enable
RESET#	Reset
VCC	Power Supply
GND	Ground
NC	Not Connected

Block Diagram





Pin Configuration for WF1M32B-XG2TX3 Top View





The White 68 lead G2T CQFP fills the same fit and function as the JEDEC 68 lead CQFJ or 68 PLCC. But the G2T has the TCE and lead inspection advantage of the CQFP form.

Pin Description

I/O0-31	Data Inputs/Outputs
A0-19	Address Inputs
WE1-4	Write Enables
CS1-4	Chip Selects
OE	Output Enable
RESET	Reset/Powerdown
Vcc	Power Supply
GND	Ground

Block Diagram





ABSOLUTE MAXIMUM RATINGS

Parameter		Unit
Operating Temperature	-55 to +125	°C
Supply Voltage Range (V _{CC})	-0.5 to +4.0	V
Signal Voltage Range	-0.5 to V _{CC} + 0.5	V
Storage Temperature Range	-65 to +150	°C
Lead Temperature (soldering, 10 seconds)	+300	°C
Endurance (write/erase cycles)	1,000,000 min.	cycles

NOTES:

1. Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

CAPACITANCE

T_A = +25°C

Parameter	Symbol	Conditions	Max	Unit
OE# capacitance	C _{OE}	V _{IN} = 0 V, f = 1.0 MHz	50	pF
WE#1-4 capacitance	C _{WE}	V _{IN} = 0 V, f = 1.0 MHz	20	pF
CS1-4 capacitance	C _{CS}	V _{IN} = 0 V, f = 1.0 MHz	20	pF
Data I/O capacitance	C _{I/O}	V _{I/O} = 0 V, f = 1.0 MHz	20	pF
Address input capacitance	C _{AD}	V _{IN} = 0 V, f = 1.0 MHz	50	pF

This parameter is guaranteed by design but not tested.

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V _{CC}	3.0	3.6	V
Input High Voltage	V _{IH}	0.7 x V _{CC}	V _{CC} + 0.3	V
Input Low Voltage	V _{IL}	-0.5	+0.8	V
Operating Temp. (Mil.)	T _A	-55	+125	°C
Operating Temp. (Ind.)	T _A	-40	+85	°C

DATA RETENTION

Parameter	Test Conditions	Min	Unit
Minimum Pattern Data	150°C	10	Years
Retention Time	125°C	20	Years

DC CHARACTERISTICS – CMOS COMPATIBLE

V_{CC} = 3.3V, V_{SS} = 0V, -55°C ≤ T_A ≤ +125°C

Parameter	Symbol	Conditions	Min	Max	Unit
Input Leakage Current	I _{LI}	V _{CC} = 3.6, V _{IN} = GND or V _{CC}		10	μA
Output Leakage Current	I _{LOx32}	V _{CC} = 3.6, V _{IN} = GND or V _{CC}		10	μA
V _{CC} Active Current for Read (1)	I _{CC1}	CS# = V _{IL} , OE# = V _{IH} , f = 5MHz		120	mA
V _{CC} Active Current for Program or Erase (2)	I _{CC2}	CS# = V _{IL} , OE# = V _{IH}		140	mA
V _{CC} Standby Current	I _{CC3}	V _{CC} = 3.6, CS = V _{IH} , f = 5MHz		200	μA
Output Low Voltage	V _{OL}	I _{OL} = 5.8 mA, V _{CC} = 3.0		0.45	V
Output High Voltage	V _{OH1}	I _{OH} = -2.0 mA, V _{CC} = 3.0	0.85 x V _{CC}		V
Low V _{CC} Lock-Out Voltage (4)	V _{LKO}		2.3	2.5	V

NOTES:

1. The I_{CC} current listed includes both the DC operating current and the frequency dependent component (at 5 MHz). The frequency component typically is less than 8 mA/MHz, with OE# at V_{IH}.
2. I_{CC} active while Embedded Algorithm (program or erase) is in progress.
3. DC test conditions: V_{IL} = 0.3V, V_{IH} = V_{CC} - 0.3V
4. Guaranteed by design, but not tested.




AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS – CS# CONTROLLED

 $V_{CC} = 3.3V$, $V_{SS} = 0V$, $-55^{\circ}C \leq T_A \leq +125^{\circ}C$

Parameter	Symbol		-100		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	
Write Cycle Time	t_{AVAV}	t_{WC}	100		120		150		ns
Write Enable Setup Time	t_{WLEL}	t_{WS}	0		0		0		ns
Chip Select Pulse Width	t_{ELEH}	t_{CP}	45		50		50		ns
Address Setup Time	t_{AVEL}	t_{AS}	0		0		0		ns
Data Setup Time	t_{DVEH}	t_{DS}	45		50		50		ns
Data Hold Time	t_{EHDX}	t_{DH}	0		0		0		ns
Address Hold Time	t_{ELAX}	t_{AH}	45		50		50		ns
Chip Select Pulse Width High	t_{EHEL}	t_{CPH}	20		20		20		ns
Duration of Byte Programming Operation (1)	t_{WHWH1}			300		300		300	μs
Sector Erase Time	t_{WHWH2}			15		15		15	sec
Read Recovery Time (2)	t_{GHEL}		0		0		0		μs
Chip Programming Time				50		50		50	sec

1. Typical value for t_{WHWH1} is 9 μs .
2. Guaranteed by design, but not tested.

AC TEST CIRCUIT



AC TEST CONDITIONS

Parameter	Typ	Unit
Input Pulse Levels	$V_{IL} = 0$, $V_{IH} = 2.5$	V
Input Rise and Fall	5	ns
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

NOTES:

V_Z is programmable from -2V to +7V.
 I_{OL} & I_{OH} programmable from 0 to 16mA.
Tester Impedance $Z_0 = 75 \Omega$.
 V_Z is typically the midpoint of V_{OH} and V_{OL} .
 I_{OL} & I_{OH} are adjusted to simulate a typical resistive load circuit.
ATE tester includes jig capacitance.



AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS – WE# CONTROLLED

$V_{CC} = 3.3V$, $V_{SS} = 0V$, $-55^{\circ}C \leq T_A \leq +125^{\circ}C$

Parameter	Symbol		-100		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	
Write Cycle Time	t _{WAV}	t _{WC}	100		120		150		ns
Chip Select Setup Time	t _{ELWL}	t _{CS}	0		0		0		ns
Write Enable Pulse Width	t _{WLWH}	t _{WP}	50		50		65		ns
Address Setup Time	t _{AVWL}	t _{AS}	0		0		0		ns
Data Setup Time	t _{DVWH}	t _{DS}	50		50		65		ns
Data Hold Time	t _{WHDX}	t _{DH}	0		0		0		ns
Address Hold Time	t _{WLAX}	t _{AH}	50		50		65		ns
Write Enable Pulse Width High	t _{WHWL}	t _{WPH}	30		30		35		ns
Duration of Byte Programming Operation (1)	t _{WHWH1}			300		300		300	μs
Sector Erase	t _{WHWH2}			15		15		15	sec
Read Recovery Time before Write (3)	t _{GHWL}		0		0		0		μs
VCC Setup Time	t _{VCS}		50		50		50		μs
Chip Programming Time				50		50		50	sec
Output Enable Setup Time		t _{OES}	0		0		0		ns
Output Enable Hold Time (2)		t _{OEH}	10		10		10		ns

1. Typical value for t_{WHWH1} is 9μs.
2. For Toggle and Data Polling.
3. Guaranteed by design, but not tested.

AC CHARACTERISTICS – READ-ONLY OPERATIONS


$V_{CC} = 3.3V$, $V_{SS} = 0V$, $-55^{\circ}C \leq T_A \leq +125^{\circ}C$

Parameter	Symbol		-100		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	
Read Cycle Time	t _{WAV}	t _{RC}	100		120		150		ns
Address Access Time	t _{AVQV}	t _{ACC}		100		120		150	ns
Chip Select Access Time	t _{ELQV}	t _{CE}		100		120		150	ns
Output Enable to Output Valid	t _{GLQV}	t _{OE}		40		50		55	ns
Chip Select High to Output High Z (1)	t _{EHQZ}	t _{DF}		30		30		40	ns
Output Enable High to Output High Z (1)	t _{GHQZ}	t _{DF}		30		30		40	ns
Output Hold from Addresses, CS# or OE# Change, whichever is First	t _{AXQX}	t _{OH}	0		0		0		ns

1. Guaranteed by design, not tested.



AC WAVEFORMS FOR READ OPERATIONS






WF1M32B-XXX3

Timing diagram for Data# Polling. The diagram shows the relationship between Addresses, CS#, OE#, WE#, Data, and 5.0 V over time. Key signals include 555H, PA, and DOUT. Timing parameters shown include t_{WC} , t_{AS} , t_{AH} , t_{GHWL} , t_{CS} , t_{WP} , t_{WPH} , t_{DH} , t_{DS} , t_{OE} , t_{OE} , t_{DF} , t_{OH} , t_{CE} , and t_{WHWH1} .

1. PA is the address of the memory location to be programmed.
2. PD is the data to be programmed at byte address.
3. D7# is the output of the complement of the data written to each chip.
4. DOUT is the output of the data written to the device.
5. FUSE indicates last two bus cycles of four bus cycle sequence.




AC WAVEFORMS CHIP/SECTOR ERASE OPERATIONS



NOTE:
1. SA is the sector address for Sector Erase.



AC WAVEFORMS FOR DATA# POLLING DURING EMBEDDED ALGORITHM OPERATIONS





WF1M32B-XXX3

Timing diagram for the 5555H device showing a Data# Polling sequence. The diagram illustrates the relationship between the Address bus (5555H, PA, PA), WE#, OE#, CS#, and Data bus (A0H, PD, D7#, DOUT) over time. Key timing parameters are labeled: t_{WC} (write cycle), t_{AS} (address setup), t_{AH} (address hold), t_{GHEL} (WE# to OE# delay), t_{CP} (OE# to CS# delay), t_{CPH} (OE# to CS# hold), t_{DS} (data setup), t_{DHS} (data hold), t_{DOUT} (DOUT delay), and t_{WHWH1} (CS# to WE# delay).


5.0 V

NOTES:

1. PA represents the address of the memory location to be programmed.
2. PD represents the data to be programmed at byte address.
3. D7# is the output of the complement of the data written to each chip.
4. DOUT is the output of the data written to the device.
5. Figure indicates the last two bus cycles of a four bus cycle sequence.



PACKAGE 509: 68 LEAD, CERAMIC QUAD FLAT PACK, CQFP (G2T)




The WEDC 68 lead G2T CQFP fills the same fit and function as the JEDEC 68 lead CQFJ or 68 PLCC. But the G2T has the TCE and lead inspection advantage of the CQFP form.

ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES



PACKAGE 401: 66 PIN, PGA TYPE, CERAMIC HEX-IN-LINE PACKAGE, HIP (H1)



ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES



ORDERING INFORMATION

W F 1M32 B - XXX X X 3 X

LEAD FINISH:

Blank = Gold plated leads

A = Solder dip leads

PROGRAMMING VOLTAGE

3 = 3.3V

DEVICE GRADE:

M = Military Screened -55°C to +125°C

I = Industrial -40°C to +85°C

C = Commercial 0°C to +70°C

PACKAGE TYPE:

H = Ceramic Hex In line Package, HIP (Package 401)

G2T = 22mm Ceramic Quad Flat Pack, Low Profile CQFP (Package 509)

ACCESS TIME (ns)

IMPROVEMENT MARK

B = Boot Block (Bottom Sector)

ORGANIZATION, 1M x 32

User configurable as 2M x 16 or 4M x 8

Flash

WHITE ELECTRONIC DESIGNS CORP.