

# 16-bit Digital Signal Controllers (up to 16 KB Flash and up to 2 KB SRAM) with High-Speed PWM, ADC, and Comparators

#### **Operating Conditions**

- 3.0V to 3.6V, -40°C to +150°C, DC to 20 MIPS
- 3.0V to 3.6V, -40°C to +125°C, DC to 40 MIPS
- 3.0V to 3.6V, -40°C to +85°C, DC to 50 MIPS

#### Core: 16-bit dsPIC33F CPU

- · Code-efficient (C and Assembly) architecture
- Two 40-bit wide accumulators
- Single-cycle (MAC/MPY) with dual data fetch
- · Single-cycle mixed-sign MUL plus hardware divide
- 32-bit multiply support

#### **Clock Management**

- ±2.0% internal oscillator
- · Programmable PLLs and oscillator clock sources
- Fail-Safe Clock Monitor (FSCM)
- Independent Watchdog Timer (WDT)
- · Fast wake-up and start-up

#### **Power Management**

- Low-power management modes (Sleep, Idle, Doze)
- Integrated Power-on Reset and Brown-out Reset

#### **High-Speed PWM**

- · Up to four PWM pairs with independent timing
- · Dead time for rising and falling edges
- 1.04 ns PWM resolution
- PWM support for:
  - DC/DC, AC/DC, Inverters, PFC, and Lighting
- Programmable Fault inputs
- Flexible trigger configurations for ADC conversions

#### **Advanced Analog Features**

- · ADC module:
  - 10-bit resolution with up to 2 Successive Approximation Register (SAR) converters (4 Msps) and up to six Sample and Hold (S&H) circuits
  - Up to 12 input channels grouped into six conversion pairs plus two voltage reference monitoring inputs
  - Dedicated result buffer for each analog channel
- Flexible and independent ADC trigger sources

- **Advanced Analog Features (Continued)**
- Up to four High-Speed Comparators with direct connection to the PWM module:
  - Programmable references with 1024 voltage points

#### Timers/Output Compare/Input Capture

- Three general purpose timers:
  - Three 16-bit and one 32-bit timer/counter
- Two Output Compare (OC) modules
- Two Input Capture (IC) modules
- · Peripheral Pin Select (PPS) to allow function remap

#### **Communication Interfaces**

- UART module (12.5 Mbps)
- With support for LIN 2.0 protocols and IrDA®
- 4-wire SPI module
- I<sup>2</sup>C<sup>™</sup> module (up to 1 Mbaud) with SMBus support
- PPS to allow function remap

#### Input/Output

- Sink/Source 18 mA on 8 pins, 10 mA on 10 pins, and 6 mA on 17 pins
- 5V-tolerant pins
- Selectable open drain and pull-ups
- · External interrupts on up to 30 I/O pins

#### **Qualification and Class B Support**

- AEC-Q100 REVG (Grade 1 -40°C to +125°C)
- AEC-Q100 REVG (Grade 0 -40°C to +150°C)
- · Class B Safety Library, IEC 60730, VDE certified

#### **Debugger Development Support**

- · In-circuit and in-application programming
- Two breakpoints
- IEEE 1149.2-compatible (JTAG) boundary scan
- Trace and run-time watch

#### Packages

Туре	SO	IC	SPDIP	QFN-S	QFN	TQFP	VTLA
Pin Count	18	28	28	28	44	44	44
I/O Pins	13	21	21	21	35	35	35
Contact Lead/Pitch	1.27	1.27	.100"	0.65	0.65	0.80	0.50
Dimensions	10.30x7.50x2.65	17.9x7.50x2.05	1.365x.240x.120"	6x6x0.9	8x8x1	10x10x1	6x6x0.9

Note: All dimensions are in millimeters (mm) unless specified.

#### dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 PRODUCT FAMILIES

The device names, pin counts, memory sizes and peripheral availability of each device are listed below. The following pages show their pinout diagrams.


		es)				Rer	napp	able I	Perip	herals						ADC			
Device	Pins	Program Flash Memory (Kbytes)	RAM (Bytes)	Remappable Pins	16-bit Timer	Input Capture	Output Compare	UART	IdS	PWM <sup>(2)</sup>	Analog Comparator	External Interrupts <sup>(3)</sup>	DAC Output	I <sup>2</sup> C <sup>TM</sup>	SARs	Sample and Hold (S&H) Circuit	Analog-to-Digital Inputs	I/O Pins	Packages
dsPIC33FJ06GS101	18	6	256	8	2	0	1	1	1	2x2 <sup>(1)</sup>	0	3	0	1	1	3	6	13	SOIC
dsPIC33FJ06GS102	28	6	256	16	2	0	1	1	1	2x2	0	3	0	1	1	3	6	21	SPDIP SOIC QFN-S
dsPIC33FJ06GS202	28	6	1K	16	2	1	1	1	1	2x2	2	3	1	1	1	3	6	21	SPDIP SOIC QFN-S
dsPIC33FJ16GS402	28	16	2K	16	3	2	2	1	1	3x2	0	3	0	1	1	4	8	21	SPDIP SOIC QFN-S
dsPIC33FJ16GS404	44	16	2K	30	3	2	2	1	1	3x2	0	3	0	1	1	4	8	35	QFN TQFP VTLA
dsPIC33FJ16GS502	28	16	2K	16	3	2	2	1	1	4x2(1)	4	3	1	1	2	6	8	21	SPDIP SOIC QFN-S
dsPIC33FJ16GS504	44	16	2K	30	3	2	2	1	1	4x2 <sup>(1)</sup>	4	З	1	1	2	6	12	35	QFN TQFP VTLA


**Note 1:** The PWM4H:PWM4L pins are remappable.


2: The PWM Fault pins and PWM synchronization pins are remappable.


3: Only two out of three interrupts are remappable.


#### **Pin Diagrams**


























#### **Table of Contents**

dsPIC	C33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 Product Families	2
1.0	Device Overview	
2.0	Guidelines for Getting Started with 16-bit Digital Signal Controllers	19
3.0	CPU	
4.0	Memory Organization	
5.0	Flash Program Memory	81
6.0	Resets	-
7.0	Interrupt Controller	95
8.0	Oscillator Configuration	133
9.0	Power-Saving Features	
	I/O Ports	
11.0	Timer1	181
12.0	Timer2/3 features	
13.0	Input Capture	
	Output Compare	
	High-Speed PWM	
16.0	Serial Peripheral Interface (SPI)	217
17.0	Inter-Integrated Circuit (I <sup>2</sup> C <sup>TM</sup> )	
	Universal Asynchronous Receiver Transmitter (UART)	
19.0	High-Speed 10-bit Analog-to-Digital Converter (ADC)	237
20.0	High-Speed Analog Comparator	
	Special Features	
22.0	Instruction Set Summary	
23.0	Development Support	
	Electrical Characteristics	
	High Temperature Electrical Characteristics	
	50 MIPS Electrical Characteristics	
	DC and AC Device Characteristics Graphs	
	Packaging Information	
	/icrochip Web Site	
	omer Change Notification Service	
	mer Support	
	er Response	
Produ	Ict Identification System	383

### TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

#### **Most Current Data Sheet**

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

#### http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.

#### **Referenced Sources**

This device data sheet is based on the following individual chapters of the *"dsPIC33F/PIC24H Family Reference Manual"*. These documents should be considered as the primary reference for the operation of a particular module or device feature.

Note:	To access the documents listed below browse to the documentation section of the dsPIC33FJ16GS504 product page of the Microchip web site (www.microchip.com).						
	In addition to parameters, features, and other documentation, the resulting page provides links to the related family reference manual sections.						

- Section 1. "Introduction" (DS70197)
- Section 2. "CPU" (DS70204)
- Section 3. "Data Memory" (DS70202)
- Section 4. "Program Memory" (DS70203)
- Section 5. "Flash Programming" (DS70191)
- Section 8. "Reset" (DS70192)
- Section 9. "Watchdog Timer and Power-Saving Modes" (DS70196)
- Section 10. "I/O Ports" (DS70193)
- Section 11. "Timers" (DS70205)
- Section 12. "Input Capture" (DS70198)
- Section 13. "Output Compare" (DS70209)
- Section 16. "Analog-to-Digital Converter (ADC)"
- Section 17. "UART" (DS70188)
- Section 18. "Serial Peripheral Interface (SPI)" (DS70206)
- Section 19. "Inter-Integrated Circuit™ (I2C™)" (DS70195)
- Section 23. "CodeGuard™ Security (DS70199)
- Section 24. "Programming and Diagnostics" (DS70207)
- Section 25. "Device Configuration" (DS70194)
- Section 41. "Interrupts (Part IV)" (DS70300)
- Section 42. "Oscillator (Part IV)" (DS70307)
- Section 43. "High- Speed PWM" (DS70323)
- Section 44. "High-Speed 10-bit Analog-to-Digital Converter (ADC)" (DS70321)
- Section 45. "High-Speed Analog Comparator" (DS70296)
- Section 52. "Oscillator (Part VI)" (DS70644)

#### 1.0 DEVICE OVERVIEW

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual". Please see the Microchip web site (www.microchip.com) for the latest "dsPIC33F/PIC24H Family Reference Manual" sections.
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This document contains device-specific information for the following dsPIC33F Digital Signal Controller (DSC) devices:

- dsPIC33FJ06GS101
- dsPIC33FJ06GS102
- dsPIC33FJ06GS202
- dsPIC33FJ16GS402
- dsPIC33FJ16GS404
- dsPIC33FJ16GS502
- dsPIC33FJ16GS504

dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/ X04 devices contain extensive Digital Signal Processor (DSP) functionality with a high-performance, 16-bit microcontroller (MCU) architecture.

Figure 1-1 shows a general block diagram of the core and peripheral modules in the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 devices. Table 1-1 lists the functions of the various pins shown in the pinout diagrams.




TABLE 1-1:	PINOUT	I/O DESC	RIPTION	IS
Pin Name	Pin Type	Buffer Type	PPS Capable	Description
AN0-AN11	1	Analog	No	Analog input channels
CLKI	I	ST/CMOS	No	External clock source input. Always associated with OSC1 pin function.
CLKO	0	_	No	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.
OSC1	I	ST/CMOS	No	Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise.
OSC2	I/O	_	No	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.
CN0-CN29	I	ST	No	Change notification inputs. Can be software programmed for internal weak pull-ups on all inputs.
IC1-IC2	I	ST	Yes	Capture inputs 1/2
OCFA OC1-OC2	I O	ST —	Yes Yes	Compare Fault A input (for Compare Channels 1 and 2) Compare Outputs 1 through 2
INT0	I	ST	No	External Interrupt 0
INT1	I	ST	Yes	External Interrupt 1
INT2	I	ST	Yes	External Interrupt 2
RA0-RA4	I/O	ST	No	PORTA is a bidirectional I/O port
RB0-RB15	I/O	ST	No	PORTB is a bidirectional I/O port
RC0-RC13	I/O	ST	No	PORTC is a bidirectional I/O port
RP0-RP29	I/O	ST	No	Remappable I/O pins
T1CK	I	ST	Yes	Timer1 external clock input
T2CK	I	ST	Yes	Timer2 external clock input
ТЗСК	I	ST	Yes	Timer3 external clock input
U1CTS	I	ST	Yes	UART1 clear to send
U1RTS	0	_	Yes	UART1 ready to send
U1RX		ST	Yes	UART1 receive
U1TX	0		Yes	UART1 transmit
SCK1	I/O	ST	Yes	Synchronous serial clock input/output for SPI1
SDI1 SDO1		ST	Yes Yes	SPI1 data in SPI1 data out
SS1	1/0	ST	Yes	SPI1 slave synchronization or frame pulse I/O
SCL1	I/O	ST	No	Synchronous serial clock input/output for I2C1
SDA1	1/O	ST	No	Synchronous serial data input/output for I2C1
TMS	I	TTL	No	JTAG Test mode select pin
ТСК	I	TTL	No	JTAG test clock input pin
TDI	I	TTL	No	JTAG test data input pin
TDO	0		No	JTAG test data output pin
Legend: CMO		compatible		

#### DINOUT VO DECODIDITONO

CMOS = CMOS compatible input or output Legend: ST = Schmitt Trigger input with CMOS levels TTL = Transistor-Transistor Logic

Analog = Analog input P = Power O = Output PPS = Peripheral Pin Select

TABLE 1-1:	PINOUT						
Pin Name	Pin Type	Buffer Type	PPS Capable	Description			
CMP1A	I	Analog	No	Comparator 1 Channel A			
CMP1B	I	Analog	No	Comparator 1 Channel B			
CMP1C	I	Analog	No	Comparator 1 Channel C			
CMP1D	I	Analog	No	Comparator 1 Channel D			
CMP2A	I	Analog	No	Comparator 2 Channel A			
CMP2B	1	Analog	No	Comparator 2 Channel B			
CMP2C	1	Analog	No	Comparator 2 Channel C			
CMP2D	I	Analog	No	Comparator 2 Channel D			
СМРЗА	1	Analog	No	Comparator 3 Channel A			
CMP3B	I	Analog	No	Comparator 3 Channel B			
CMP3C	I	Analog	No	Comparator 3 Channel C			
CMP3D	1	Analog	No	Comparator 3 Channel D			
CMP4A	1	Analog	No	Comparator 4 Channel A			
CMP4B	1	Analog	No	Comparator 4 Channel B			
CMP4C		Analog	No	Comparator 4 Channel C			
CMP4D		Analog	No	Comparator 4 Channel D			
DACOUT	0		No	DAC output voltage			
ACMP1-ACMP4	0	_	Yes	DAC trigger to PWM module			
EXTREF	I	Analog	No	External voltage reference input for the reference DACs			
REFCLKO	0		Yes	REFCLKO output signal is a postscaled derivative of the system clock			
FLT1-FLT8	I	ST	Yes	Fault Inputs to PWM module			
SYNCI1-SYNCI2		ST	Yes	External synchronization signal to PWM Master Time Base			
SYNCO1	0	_	Yes	PWM master time base for external device synchronization			
PWM1L	Ō	_	No	PWM1 low output			
PWM1H	Ō		No	PWM1 high output			
PWM2L	Ō		No	PWM2 low output			
PWM2H	Ō	_	No	PWM2 high output			
PWM3L	Ō		No	PWM3 low output			
PWM3H	Ō		No	PWM3 high output			
PWM4L	Ō		Yes	PWM4 low output			
PWM4H	Ō	—	Yes	PWM4 high output			
PGED1	I/O	ST	No	Data I/O pin for programming/debugging communication Channel 1			
PGEC1	I	ST	No	Clock input pin for programming/debugging communication Channel 1			
PGED2	I/O	ST	No	Data I/O pin for programming/debugging communication Channel 2			
PGEC2	I	ST	No	Clock input pin for programming/debugging communication Channel 2			
PGED3	I/O	ST	No	Data I/O pin for programming/debugging communication Channel 3			
PGEC3	I	ST	No	Clock input pin for programming/debugging communication Channel 3			
MCLR	I/P	ST	No	Master Clear (Reset) input. This pin is an active-low Reset to the device.			
AVdd	Р	Р	No	Positive supply for analog modules. This pin must be connected at all times. AVDD is connected to VDD.			
AVss	Р	Р	No	Ground reference for analog modules. AVSS is connected to VSS.			
Vdd	Р	_	No	Positive supply for peripheral logic and I/O pins.			
VCAP	Р	—	No	CPU logic filter capacitor connection.			
Vss	Р	—	No	Ground reference for logic and I/O pins.			
	s = CMOS Schmitt Trig	compatible					

#### \_. \_ . .

#### 2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT DIGITAL SIGNAL CONTROLLERS

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the *dsPIC33F/PIC24H Family Reference Manual*, which is available from the Microchip website (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

#### 2.1 Basic Connection Requirements

Getting started with the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 family of 16-bit Digital Signal Controllers (DSC) requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:


- All VDD and VSS pins (see Section 2.2 "Decoupling Capacitors")
- All AVDD and AVSS pins (regardless if ADC module is not used)
- (see Section 2.2 "Decoupling Capacitors")
   VCAP
- (see Section 2.3 "Capacitor on Internal Voltage Regulator (VCAP)")
- MCLR pin (see Section 2.4 "Master Clear (MCLR) Pin")
- PGECx/PGEDx pins used for In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) and debugging purposes (see Section 2.5 "ICSP<sup>™</sup> Pins")
- OSC1 and OSC2 pins when external oscillator source is used (see Section 2.6 "External Oscillator Pins")

#### 2.2 Decoupling Capacitors

The use of decoupling capacitors on every pair of power supply pins, such as VDD, VSS, AVDD and AVSS is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: Recommendation of 0.1  $\mu$ F (100 nF), 10-20V. This capacitor should be a low-ESR and have resonance frequency in the range of 20 MHz and higher. It is recommended that ceramic capacitors be used.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is within one-quarter inch (6 mm) in length.
- Handling high frequency noise: If the board is experiencing high frequency noise, upward of tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01  $\mu$ F to 0.001  $\mu$ F. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1  $\mu$ F in parallel with 0.001  $\mu$ F.
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum thereby reducing PCB track inductance.



#### 2.2.1 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for integrated circuits including DSCs to supply a local power source. The value of the tank capacitor should be determined based on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7  $\mu$ F to 47  $\mu$ F.

# 2.3 Capacitor on Internal Voltage Regulator (VCAP)

A low-ESR (< 5 Ohms) capacitor is required on the VCAP pin, which is used to stabilize the voltage regulator output voltage. The VCAP pin must not be connected to VDD, and must have a capacitor between 4.7  $\mu$ F and 10  $\mu$ F, 16V connected to ground. The type can be ceramic or tantalum. Refer to Section 24.0 "Electrical Characteristics" for additional information.

The placement of this capacitor should be close to the VCAP. It is recommended that the trace length not exceed one-quarter inch (6 mm). Refer to **Section 21.2 "On-Chip Voltage Regulator"** for details.

### 2.4 Master Clear (MCLR) Pin

The MCLR pin provides two specific device functions:

- Device Reset
- Device programming and debugging.


During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the  $\overline{\text{MCLR}}$  pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as shown in Figure 2-2, it is recommended that the capacitor C, be isolated from the MCLR pin during programming and debugging operations.

Place the components shown in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.

FIGURE 2-2:	EX
	CO

#### EXAMPLE OF MCLR PIN CONNECTIONS



#### 2.5 ICSP™ Pins

The PGECx and PGEDx pins are used for In-Circuit Serial Programming<sup>TM</sup> (ICSP<sup>TM</sup>) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes, and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB<sup>®</sup> ICD 3 or MPLAB<sup>®</sup> REAL ICE<sup>TM</sup>.

For more information on ICD 3 and REAL ICE connection requirements, refer to the following documents that are available on the Microchip website.


- "Using MPLAB<sup>®</sup> ICD 3" (poster) DS51765
- "MPLAB<sup>®</sup> ICD 3 Design Advisory" DS51764
- "MPLAB<sup>®</sup> REAL ICE™ In-Circuit Debugger User's Guide" DS51616
- "Using MPLAB<sup>®</sup> REAL ICE™" (poster) DS51749

#### 2.6 External Oscillator Pins

Many DSCs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator (refer to **Section 8.0 "Oscillator Configuration**" for details).

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is shown in Figure 2-3.

#### FIGURE 2-3: SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



#### 2.7 Oscillator Value Conditions on Device Start-up

If the PLL of the target device is enabled and configured for the device start-up oscillator, the maximum oscillator source frequency must be limited to 4 MHz < FIN < 8 MHz to comply with device PLL start-up conditions. This means that if the external oscillator frequency is outside this range, the application must start up in the FRC mode first. The default PLL settings after a POR with an oscillator frequency outside this range will violate the device operating speed.

Once the device powers up, the application firmware can initialize the PLL SFRs, CLKDIV, and PLLDBF to a suitable value, and then perform a clock switch to the Oscillator + PLL clock source. Note that clock switching must be enabled in the device Configuration word.

#### 2.8 Configuration of Analog and Digital Pins During ICSP Operations

If MPLAB ICD 2, ICD 3 or REAL ICE is selected as a debugger, it automatically initializes all of the A/D input pins (ANx) as "digital" pins, by setting all bits in the ADPCFG register.

The bits in the registers that correspond to the A/D pins that are initialized by MPLAB ICD 2, ICD 3, or REAL ICE, must not be cleared by the user application firmware; otherwise, communication errors will result between the debugger and the device.

If your application needs to use certain A/D pins as analog input pins during the debug session, the user application must clear the corresponding bits in the ADPCFG register during initialization of the ADC module.

When MPLAB ICD 2, ICD 3, or REAL ICE is used as a programmer, the user application firmware must correctly configure the ADPCFG register. Automatic initialization of these registers is only done during debugger operation. Failure to correctly configure the register(s) will result in all A/D pins being recognized as analog input pins, resulting in the port value being read as a logic '0', which may affect user application functionality.


#### 2.9 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic-low state.


Alternatively, connect a 1k to 10k resistor between Vss and unused pins and drive the output to logic low.

#### 2.10 Typical Application Connection Examples


Examples of typical application connections are shown in Figure 2-4 through Figure 2-11.









#### FIGURE 2-6: SINGLE-PHASE SYNCHRONOUS BUCK CONVERTER












#### FIGURE 2-8: OFF-LINE UPS

#### FIGURE 2-9: INTERLEAVED PFC





#### FIGURE 2-11: AC-TO-DC POWER SUPPLY WITH PFC AND THREE OUTPUTS (12V, 5V, AND 3.3V)



dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04

0

#### 3.0 CPU

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 2.** "CPU" (DS70204) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to **Section 4.0 "Memory Organization"** in this data sheet for device-specific register and bit information.

The CPU module has a 16-bit (data) modified Harvard architecture with an enhanced instruction set, including significant support for DSP. The CPU has a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M x 24 bits of user program memory space. The actual amount of program memory implemented varies from device to device. A singlecycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction and the table instructions. Overhead-free program loop constructs are supported using the DO and REPEAT instructions, both of which are interruptible at any point.

dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/ X04 devices have sixteen, 16-bit working registers in the programmer's model. Each of the working registers can serve as a data, address or address offset register. The sixteenth working register (W15) operates as a software Stack Pointer (SP) for interrupts and calls.

There are two classes of instruction in the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/ X04 devices: MCU and DSP. These two instruction classes are seamlessly integrated into a single CPU. The instruction set includes many addressing modes and is designed for optimum C compiler efficiency. For most instructions, the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 is capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions to be executed in a single cycle. A block diagram of the CPU is shown in Figure 3-1, and the programmer's model is shown in Figure 3-2.

#### 3.1 Data Addressing Overview

The data space can be addressed as 32K words or 64 Kbytes and is split into two blocks, referred to as X and Y data memory. Each memory block has its own independent Address Generation Unit (AGU). The MCU class of instructions operates solely through the X memory AGU, which accesses the entire memory map as one linear data space. Certain DSP instructions operate through the X and Y AGUs to support dual operand reads, which splits the data address space into two parts. The X and Y data space boundary is device-specific.

Overhead-free circular buffers (Modulo Addressing mode) are supported in both X and Y address spaces. The Modulo Addressing removes the software boundary checking overhead for DSP algorithms. Furthermore, the X AGU circular addressing can be used with any of the MCU class of instructions. The X AGU also supports Bit-Reversed Addressing to greatly simplify input or output data reordering for radix-2 FFT algorithms.

The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K program word boundary defined by the 8-bit Program Space Visibility Page (PSVPAG) register. The program-to-data space mapping feature allows any instruction access program space as if it were data space.

#### 3.2 DSP Engine Overview

The DSP engine features a high-speed, 17-bit by 17-bit multiplier, a 40-bit ALU, two 40-bit saturating accumulators and a 40-bit bidirectional barrel shifter. The barrel shifter is capable of shifting a 40-bit value up to 16 bits, right or left, in a single cycle. The DSP instructions operate seamlessly with all other instructions and have been designed for optimal realtime performance. The MAC instruction and other associated instructions can concurrently fetch two data operands from memory while multiplying two W registers and accumulating and optionally saturating the result in the same cycle. This instruction functionality requires that the RAM data space be split for these instructions and linear for all others. Data space partitioning is achieved in a transparent and flexible manner through dedicating certain working registers to each address space.


#### 3.3 Special MCU Features


The dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 devices feature a 17-bit by 17-bit single-cycle multiplier that is shared by both the MCU ALU and DSP engine. The multiplier can perform signed, unsigned and mixed sign multiplication. Using a 17-bit by 17-bit multiplier for 16-bit by 16-bit multiplication not only allows you to perform mixed sign multiplication, it also achieves accurate results for special operations, such as (-1.0) x (1.0).

The dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/ X04 devices support 16/16 and 32/16 divide operations, both fractional and integer. All divide instructions are iterative operations. They must be executed within a REPEAT loop, resulting in a total execution time of 19 instruction cycles. The divide operation can be interrupted during any of those 19 cycles without loss of data.

A 40-bit barrel shifter is used to perform up to a 16-bit left or right shift in a single cycle. The barrel shifter can be used by both MCU and DSP instructions.

#### FIGURE 3-1: dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 CPU CORE BLOCK DIAGRAM





#### 3.4 CPU Control Registers

#### REGISTER 3-1: SR: CPU STATUS REGISTER

R-0	R-0	R/C-0	R/C-0	R-0	R/C-0	R -0	R/W-0
OA	OB	SA <sup>(1)</sup>	SB <sup>(1)</sup>	OAB	SAB <sup>(1,4)</sup>	DA	DC
bit 15							bit 8
R/W-0 <sup>(2)</sup>	R/W-0 <sup>(3)</sup>	R/W-0 <sup>(3)</sup>	R-0	R/W-0	R/W-0	R/W-0	R/W-0
10/00-0	IPL<2:0> <sup>(2)</sup>		R-0	N	OV	Z	C
bit 7	II L<2.02				01	2	bit (
Legend:							
C = Clearable	bit	R = Readable	e bit	U = Unimple	mented bit, read	as '0'	
S = Settable b	it	W = Writable	bit	-n = Value at	POR		
'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unk	nown		
bit 15	<b>OA</b> : Accumul	ator A Overflov	v Status hit				
		tor A overflowe					
		tor A has not c					
bit 14	<b>OB:</b> Accumula	ator B Overflow	v Status bit				
		tor B overflowe					
		tor B has not c					
bit 13		ator A Saturation					
		tor A is satural		en saturated at	some time		
1.40		tor A is not sat		ч			
bit 12	<b>SB:</b> Accumulator B Saturation 'Sticky' Status bit <sup>(1)</sup> 1 = Accumulator B is saturated or has been saturated at some time						
		tor B is not sat		en saluraleo al	l some lime		
bit 11	<b>0AB:</b> OA    O	B Combined A	ccumulator O	verflow Status	bit		
		tors A or B hav					
bit 10	SAB: SA    SE	B Combined A	ccumulator 'Si	ticky' Status bi	(1,4)		
					urated at some t	ime in the pas	t
bit 9		ccumulator A c	n d ale saluia	aleo			
DIL 9	<b>DA:</b> DO Loop 1 = DO loop in						
	$0 = D0 \log n$						
bit 8	•	U Half Carry/Bo	orrow bit				
	-	ut from the 4th sult occurred	low-order bit (	for byte-sized	data) or 8th low-c	order bit (for wo	ord-sized data
	0 = No carry-			oit (for byte-siz	ed data) or 8th	low-order bit (i	for word-size
Note 1: This	s bit can be rea	d or cleared (n	ot set).				
2: The Lev	e IPL<2:0> bits	are concatenat	ted with the IF		RCON<3>) to for <3> = 1. User in		
		ua hita ara raa					

- 3: The IPL<2:0> Status bits are read-only when NSTDIS = 1 (INTCON1<15>).
- **4:** Clearing this bit will clear SA and SB.

#### REGISTER 3-1: SR: CPU STATUS REGISTER (CONTINUED)

bit 7-5	IPL<2:0>: CPU Interrupt Priority Level Status bits <sup>(2)</sup>
	<pre>111 = CPU Interrupt Priority Level is 7 (15), user interrupts disabled 110 = CPU Interrupt Priority Level is 6 (14) 101 = CPU Interrupt Priority Level is 5 (13) 100 = CPU Interrupt Priority Level is 4 (12) 011 = CPU Interrupt Priority Level is 3 (11) 010 = CPU Interrupt Priority Level is 2 (10) 001 = CPU Interrupt Priority Level is 1 (9) 000 = CPU Interrupt Priority Level is 0 (8)</pre>
bit 4	RA: REPEAT Loop Active bit
	1 = REPEAT loop in progress 0 = REPEAT loop not in progress
bit 3	N: MCU ALU Negative bit
	<ul><li>1 = Result was negative</li><li>0 = Result was non-negative (zero or positive)</li></ul>
bit 2	OV: MCU ALU Overflow bit
	This bit is used for signed arithmetic (2's complement). It indicates an overflow of a magnitude that causes the sign bit to change state. 1 = Overflow occurred for signed arithmetic (in this arithmetic operation) 0 = No overflow occurred
bit 1	Z: MCU ALU Zero bit
	<ul> <li>1 = An operation that affects the Z bit has set it at some time in the past</li> <li>0 = The most recent operation that affects the Z bit has cleared it (i.e., a non-zero result)</li> </ul>
bit 0	C: MCU ALU Carry/Borrow bit
	<ul> <li>1 = A carry-out from the Most Significant bit of the result occurred</li> <li>0 = No carry-out from the Most Significant bit of the result occurred</li> </ul>

- Note 1: This bit can be read or cleared (not set).
  - 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level (IPL). The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
  - **3:** The IPL<2:0> Status bits are read-only when NSTDIS = 1 (INTCON1<15>).
  - 4: Clearing this bit will clear SA and SB.

U-0	U-0	U-0	R/W-0	R/W-0	R-0	R-0	R-0								
	—	—	US	EDT <sup>(1)</sup>		DL<2:0>									
bit 15							bit								
DAALO	DAMO		D MA O	D/0.0	DANO	DAMA	DAMO								
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R/W-0	R/W-0	R/W-0								
SATA bit 7	SATB	SATDW	ACCSAT	IPL3	PSV	RND	IF bit								
		<b>a a i i i</b>													
Legend:		C = Clearable			505										
R = Readab		W = Writable		-n = Value at	-	'1' = Bit is set									
0' = Bit is cle	eared	'x = Bit is unk	nown	U = Unimpler	mented bit, read	as '0'									
bit 15-13	Unimplemen	ted: Read as '	0'												
bit 12	US: DSP Mult	tiply Unsigned	Signed Control	ol bit											
		1 = DSP engine multiplies are unsigned													
	-	ne multiplies a	-	(1)											
bit 11	EDT: Early DC	•													
	1 = 1  terminate 0 = No effect	executing DO	loop at end of	current loop it	eration										
bit 10-8	<b>DL&lt;2:0&gt;:</b> DO	Loop Nesting	Level Status b	its											
	111 = 7 DO <b>lo</b>	ops active													
	•														
	•														
	001 = 1 DO lo	op active													
	000 = 0 DO lo	-													
bit 7	SATA: ACCA														
	1 = Accumula														
bit 6	SATB: ACCB	tor A saturatio													
DILO	1 = Accumula														
		tor B saturatio													
bit 5	SATDW: Data	Space Write	from DSP Eng	ine Saturation	Enable bit										
	1 = Data spac														
L:4 4		e write satura													
bit 4	ACCSAT: Acc			Select Dit											
		ation (super sation (normal	,												
bit 3		-	-	oit 3 <b>(2)</b>											
		<b>IPL3:</b> CPU Interrupt Priority Level Status bit 3 <sup>(2)</sup> 1 = CPU Interrupt Priority Level is greater than 7													
		rupt Priority Le													
bit 2	PSV: Program			ace Enable bit											
	•	space visible ir	•												
L:1 4		space not visib		ce											
bit 1	RND: Roundi	•		a d											
	1 = Biased (co 0 = Unbiased	(convergent) (													
bit 0	IF: Integer or		-												
	1 = Integer m		•												
	0 = Fractional														

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

#### 3.5 Arithmetic Logic Unit (ALU)

The dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/ X04 ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are 2's complement in nature. Depending on the operation, the ALU can affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

Refer to the *"16-bit MCU and DSC Programmer's Reference Manual"* (DS70157) for information on the SR bits affected by each instruction.

The dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/ X04 CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit-divisor division.

#### 3.5.1 MULTIPLIER

Using the high-speed, 17-bit x 17-bit multiplier of the DSP engine, the ALU supports unsigned, signed or mixed sign operation in several MCU multiplication modes:

- 16-bit x 16-bit signed
- 16-bit x 16-bit unsigned
- 16-bit signed x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit unsigned
- 16-bit unsigned x 5-bit (literal) unsigned
- 16-bit unsigned x 16-bit signed
- 8-bit unsigned x 8-bit unsigned

#### 3.5.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 32-bit signed/16-bit signed divide
- 32-bit unsigned/16-bit unsigned divide
- 16-bit signed/16-bit signed divide
- 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. 16-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn) and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/ 16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

#### 3.6 DSP Engine

The DSP engine consists of a high-speed, 17-bit x 17-bit multiplier, a barrel shifter and a 40-bit adder/ subtracter (with two target accumulators, round and saturation logic).

The dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/ X04 is a single-cycle instruction flow architecture; therefore, concurrent operation of the DSP engine with MCU instruction flow is not possible. However, some MCU ALU and DSP engine resources can be used concurrently by the same instruction (for example, ED, EDAC).

The DSP engine can also perform inherent accumulator-to-accumulator operations that require no additional data. These instructions are ADD, SUB and NEG.

The DSP engine has options selected through bits in the CPU Core Control register (CORCON), as listed below:

- Fractional or integer DSP multiply (IF)
- Signed or unsigned DSP multiply (US)
- Conventional or convergent rounding (RND)
- Automatic saturation on/off for ACCA (SATA)
- Automatic saturation on/off for ACCB (SATB)
- Automatic saturation on/off for writes to data memory (SATDW)
- Accumulator Saturation mode selection (ACC-SAT)

A block diagram of the DSP engine is shown in Figure 3-3.


	SUMMARY	
Instruction	Algebraic Operation	ACC Write Back
CLR	A = 0	Yes
ED	$A = (x - y)^2$	No
EDAC	$A = A + (x - y)^2$	No
MAC	A = A + (x * y)	Yes
MAC	$A = A + x^2$	No
MOVSAC	No change in A	Yes
MPY	A = x * y	No
MPY	$A = x^2$	No
MPY.N	A = -x * y	No

A = A - x \* y

#### TABLE 3-1: DSP INSTRUCTIONS SUMMARY

MSC

Yes



#### FIGURE 3-3: DSP ENGINE BLOCK DIAGRAM

### 3.6.1 MULTIPLIER

The 17-bit x 17-bit multiplier is capable of signed or unsigned operation and can multiplex its output using a scaler to support either 1.31 fractional (Q31) or 32-bit integer results. Unsigned operands are zero-extended into the 17th bit of the multiplier input value. Signed operands are sign-extended into the 17th bit of the multiplier input value. Signed to 40 bits. Integer data is inherently represented as a signed 2's complement value, where the Most Significant bit (MSb) is defined as a sign bit. The range of an N-bit 2's complement integer is  $-2^{N-1}$  to  $2^{N-1} - 1$ .

- For a 16-bit integer, the data range is -32768 (0x8000) to 32767 (0x7FFF) including 0.
- For a 32-bit integer, the data range is
   -2,147,483,648 (0x8000 0000) to 2,147,483,647 (0x7FFF FFFF).

When the multiplier is configured for fractional multiplication, the data is represented as a 2's complement fraction, where the MSb is defined as a sign bit and the radix point is implied to lie just after the sign bit (QX format). The range of an N-bit 2's complement fraction with this implied radix point is -1.0 to  $(1 - 2^{1-N})$ . For a 16-bit fraction, the Q15 data range is -1.0 (0x8000) to 0.999969482 (0x7FFF) including 0 and has a precision of 3.01518x10<sup>-5</sup>. In Fractional mode, the 16 x 16 multiply operation generates a 1.31 product that has a precision of 4.65661 x 10<sup>-10</sup>.

The same multiplier is used to support the MCU multiply instructions, which include integer 16-bit signed, unsigned and mixed sign multiply operations.

The MUL instruction can be directed to use byte or word-sized operands. Byte operands will direct a 16-bit result, and word operands will direct a 32-bit result to the specified register(s) in the W array.

# 3.6.2 DATA ACCUMULATORS AND ADDER/SUBTRACTER

The data accumulator consists of a 40-bit adder/ subtracter with automatic sign extension logic. It can select one of two accumulators (A or B) as its preaccumulation source and post-accumulation destination. For the ADD and LAC instructions, the data to be accumulated or loaded can be optionally scaled using the barrel shifter prior to accumulation.

# 3.6.2.1 Adder/Subtracter, Overflow and Saturation

The adder/subtracter is a 40-bit adder with an optional zero input into one side, and either true or complement data into the other input.

- In the case of addition, the Carry/Borrow input is active-high and the other input is true data (not complemented).
- In the case of subtraction, the Carry/Borrow input is active-low and the other input is complemented.

The adder/subtracter generates Overflow Status bits, SA/SB and OA/OB, which are latched and reflected in the STATUS register:

- Overflow from bit 39: this is a catastrophic overflow in which the sign of the accumulator is destroyed.
- Overflow into guard bits, 32 through 39: this is a recoverable overflow. This bit is set whenever all the guard bits are not identical to each other.

The adder has an additional saturation block that controls accumulator data saturation, if selected. It uses the result of the adder, the Overflow Status bits described previously and the SAT<A:B> (CORCON<7:6>) and ACCSAT (CORCON<4>) mode control bits to determine when and to what value to saturate.

Six STATUS register bits support saturation and overflow:

- OA: ACCA overflowed into guard bits
- · OB: ACCB overflowed into guard bits
- SA: ACCA saturated (bit 31 overflow and saturation) or

ACCA overflowed into guard bits and saturated (bit 39 overflow and saturation)

 SB: ACCB saturated (bit 31 overflow and saturation) or

ACCB overflowed into guard bits and saturated (bit 39 overflow and saturation)

- OAB: Logical OR of OA and OB
- SAB: Logical OR of SA and SB

The OA and OB bits are modified each time data passes through the adder/subtracter. When set, they indicate that the most recent operation has overflowed into the accumulator guard bits (bits 32 through 39). The OA and OB bits can also optionally generate an arithmetic warning trap when set and the corresponding Overflow Trap Flag Enable bits (OVATE, OVBTE) in the INTCON1 register are set (refer to Section 7.0 "Interrupt Controller"). This allows the user application to take immediate action, for example, to correct system gain.

The SA and SB bits are modified each time data passes through the adder/subtracter, but can only be cleared by the user application. When set, they indicate that the accumulator has overflowed its maximum range (bit 31 for 32-bit saturation or bit 39 for 40-bit saturation) and will be saturated (if saturation is enabled). When saturation is not enabled, SA and SB default to bit 39 overflow and thus, indicate that a catastrophic overflow has occurred. If the COVTE bit in the INTCON1 register is set, SA and SB bits will generate an arithmetic warning trap when saturation is disabled.

The Overflow and Saturation Status bits can optionally be viewed in the STATUS Register (SR) as the logical OR of OA and OB (in bit OAB) and the logical OR of SA and SB (in bit SAB). Programmers can check one bit in the STATUS register to determine if either accumulator has overflowed, or one bit to determine if either accumulator has saturated. This is useful for complex number arithmetic, which typically uses both accumulators.

The device supports three Saturation and Overflow modes:

- Bit 39 Overflow and Saturation: When bit 39 overflow and saturation occurs, the saturation logic loads the maximally positive
   9.31 (0x7FFFFFFFF) or maximally negative
   9.31 value (0x800000000) into the target accumulator. The SA or SB bit is set and remains set until cleared by the user application. This condition is referred to as 'super saturation' and provides protection against erroneous data or unexpected algorithm problems (such as gain calculations).
- Bit 31 Overflow and Saturation: When bit 31 overflow and saturation occurs, the saturation logic then loads the maximally positive 1.31 value (0x007FFFFFF) or maximally negative 1.31 value (0x008000000) into the target accumulator. The SA or SB bit is set and remains set until cleared by the user application. When this Saturation mode is in effect, the guard bits are not used, so the OA, OB or OAB bits are never set.
- Bit 39 Catastrophic Overflow: The bit 39 Overflow Status bit from the adder is used to set the SA or SB bit, which remains set until cleared by the user application. No saturation operation is performed, and the accumulator is allowed to overflow, destroying its sign. If the COVTE bit in the INTCON1 register is set, a catastrophic overflow can initiate a trap exception.

# 3.6.3 ACCUMULATOR 'WRITE BACK'

The MAC class of instructions (with the exception of MPY, MPY.N, ED and EDAC) can optionally write a rounded version of the high word (bits 31 through 16) of the accumulator that is not targeted by the instruction into data space memory. The write is performed across the X bus into combined X and Y address space. The following addressing modes are supported:

- W13, Register Direct: The rounded contents of the non-target accumulator are written into W13 as a 1.15 fraction.
- [W13] + = 2, Register Indirect with Post-Increment: The rounded contents of the non-target accumulator are written into the address pointed to by W13 as a 1.15 fraction. W13 is then incremented by 2 (for a word write).

# 3.6.3.1 Round Logic

The round logic is a combinational block that performs a conventional (biased) or convergent (unbiased) round function during an accumulator write (store). The Round mode is determined by the state of the RND bit in the CORCON register. It generates a 16-bit, 1.15 data value that is passed to the data space write saturation logic. If rounding is not indicated by the instruction, a truncated 1.15 data value is stored and the least significant word is simply discarded.

Conventional rounding zero-extends bit 15 of the accumulator and adds it to the ACCxH word (bits 16 through 31 of the accumulator).

- If the ACCxL word (bits 0 through 15 of the accumulator) is between 0x8000 and 0xFFFF (0x8000 included), ACCxH is incremented.
- If ACCxL is between 0x0000 and 0x7FFF, ACCxH is left unchanged.

A consequence of this algorithm is that over a succession of random rounding operations, the value tends to be biased slightly positive.

Convergent (or unbiased) rounding operates in the same manner as conventional rounding, except when ACCxL equals 0x8000. In this case, the Least Significant bit (bit 16 of the accumulator) of ACCxH is examined:

- If it is '1', ACCxH is incremented.
- If it is '0', ACCxH is not modified.

Assuming that bit 16 is effectively random in nature, this scheme removes any rounding bias that may accumulate.

The SAC and SAC.R instructions store either a truncated (SAC), or rounded (SAC.R) version of the contents of the target accumulator to data memory via the X bus, subject to data saturation (see **Section 3.6.3.2 "Data Space Write Saturation**"). For the MAC class of instructions, the accumulator writeback operation functions in the same manner, addressing combined MCU (X and Y) data space though the X bus. For this class of instructions, the data is always subject to rounding.

#### 3.6.3.2 Data Space Write Saturation

In addition to adder/subtracter saturation, writes to data space can also be saturated, but without affecting the contents of the source accumulator. The data space write saturation logic block accepts a 16-bit, 1.15 fractional value from the round logic block as its input, together with overflow status from the original source (accumulator) and the 16-bit round adder. These inputs are combined and used to select the appropriate 1.15 fractional value as output to write to data space memory.

If the SATDW bit in the CORCON register is set, data (after rounding or truncation) is tested for overflow and adjusted accordingly:

- For input data greater than 0x007FFF, data written to memory is forced to the maximum positive 1.15 value, 0x7FFF.
- For input data less than 0xFF8000, data written to memory is forced to the maximum negative 1.15 value, 0x8000.

The Most Significant bit of the source (bit 39) is used to determine the sign of the operand being tested.

If the SATDW bit in the CORCON register is not set, the input data is always passed through unmodified under all conditions.

#### 3.6.4 BARREL SHIFTER

The barrel shifter can perform up to 16-bit arithmetic or logic right shifts, or up to 16-bit left shifts in a single cycle. The source can be either of the two DSP accumulators or the X bus (to support multi-bit shifts of register or memory data).

The shifter requires a signed binary value to determine both the magnitude (number of bits) and direction of the shift operation. A positive value shifts the operand right. A negative value shifts the operand left. A value of '0' does not modify the operand.

The barrel shifter is 40 bits wide, thereby obtaining a 40-bit result for DSP shift operations and a 16-bit result for MCU shift operations. Data from the X bus is presented to the barrel shifter between bit positions 16 and 31 for right shifts, and between bit positions 0 and 16 for left shifts.

NOTES:

# 4.0 MEMORY ORGANIZATION

Note: This data sheet summarizes the features of the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 4. "Program Memory" (DS70202) in the "*dsPIC33F/ PIC24H Family Reference Manual*", which is available from the Microchip web site (www.microchip.com).

The dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/ X04 architecture features separate program and data memory spaces and buses. This architecture also allows the direct access to program memory from the data space during code execution.


# 4.1 Program Address Space

The program address memory space of the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 devices is 4M instructions. The space is addressable by a 24-bit value derived either from the 23-bit Program Counter (PC) during program execution, or from table operation or data space remapping as described in Section 4.6 "Interfacing Program and Data Memory Spaces".

User application access to the program memory space is restricted to the lower half of the address range (0x000000 to 0x7FFFFF). The exception is the use of TBLRD/TBLWT operations, which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space.

The memory maps for the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 devices are shown in Figure 4-1.

# FIGURE 4-1: PROGRAM MEMORY MAPS FOR dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 DEVICES



#### 4.1.1 PROGRAM MEMORY ORGANIZATION


The program memory space is organized in wordaddressable blocks. Although it is treated as 24 bits wide, it is more appropriate consider each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (see Figure 4-2).

Program memory addresses are always word-aligned on the lower word, and addresses are incremented or decremented by two during the code execution. This arrangement provides compatibility with data memory space addressing and makes data in the program memory space accessible.

# 4.1.2 INTERRUPT AND TRAP VECTORS

All dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/ X04 devices reserve the addresses between 0x00000 and 0x000200 for hard-coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user application at 0x000000, with the actual address for the start of code at 0x000002.

The dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/ X04 devices also have two interrupt vector tables, located from 0x000004 to 0x0000FF and 0x000100 to 0x0001FF. These vector tables allow each of the device interrupt sources to be handled by separate Interrupt Service Routines (ISRs). A more detailed discussion of the interrupt vector tables is provided in Section 7.1 "Interrupt Vector Table".



#### FIGURE 4-2: PROGRAM MEMORY ORGANIZATION

# 4.2 Data Address Space

The dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 CPU has a separate, 16-bitwide data memory space. The data space is accessed using separate Address Generation Units (AGUs) for read and write operations. The data memory maps is shown in Figure 4-3.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the data space. This arrangement gives a data space address range of 64 Kbytes or 32K words. The lower half of the data memory space (that is, when EA<15> = 0) is used for implemented memory addresses, while the upper half (EA<15> = 1) is reserved for the Program Space Visibility area (see Section 4.6.3 "Reading Data from Program Memory Using Program Space Visibility").

dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/ X04 devices implement up to 2 Kbytes of data memory. Should an EA point to a location outside of this area, an all-zero word or byte will be returned.

#### 4.2.1 DATA SPACE WIDTH

The data memory space is organized in byte addressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all data space EAs resolve to bytes. The Least Significant Bytes (LSBs) of each word have even addresses, while the Most Significant Bytes (MSBs) have odd addresses.

#### 4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC<sup>®</sup> MCU devices and improve data space memory usage efficiency, the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 instruction set supports both word and byte operations. As a consequence of byte accessibility, all effective address calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] that results in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

Data byte reads will read the complete word that contains the byte, using the LSB of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, data memory and registers are organized as two parallel byte-wide entities with shared (word) address decode but separate write lines. Data byte writes only write to the corresponding side of the array or register that matches the byte address. All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap is generated. If the error occurred on a read, the instruction underway is completed. If the error occurred on a write, the instruction is executed but the write does not occur. In either case, a trap is then executed, allowing the system and/or user application to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the Least Significant Byte. The Most Significant Byte is not modified.

A sign-extend instruction (SE) is provided to allow user applications to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, user applications can clear the MSB of any W register by executing a zero-extend (ZE) instruction on the appropriate address.

#### 4.2.3 SFR SPACE

The first 2 Kbytes of the near data space, from 0x0000 to 0x07FF, is primarily occupied by Special Function Registers (SFRs). These are used by the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 core and peripheral modules for controlling the operation of the device.


SFRs are distributed among the modules that they control, and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'.

The actual set of peripheral features and interrupts varies by the device. Refer to
the corresponding device tables and
pinout diagrams for device-specific information.


## 4.2.4 NEAR DATA SPACE

The 8-Kbyte area between 0x0000 and 0x1FFF is referred to as the near data space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. Additionally, the whole data space is addressable using MOV instructions, which support Memory Direct Addressing mode with a 16-bit address field, or by using Indirect Addressing mode using a working register as an Address Pointer.


# dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04



# FIGURE 4-3: DATA MEMORY MAP FOR dsPIC33FJ06GS101/102 DEVICES WITH 256 BYTES OF RAM



# dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04



# FIGURE 4-5: DATA MEMORY MAP FOR dsPIC33FJ16GS402/404/502/504 DEVICES WITH 2 KB RAM

# 4.2.5 X AND Y DATA SPACES

The core has two data spaces, X and Y. These data spaces can be considered either separate (for some DSP instructions), or as one unified linear address range (for MCU instructions). The data spaces are accessed using two Address Generation Units (AGUs) and separate data paths. This feature allows certain instructions to concurrently fetch two words from RAM, thereby enabling efficient execution of DSP algorithms, such as Finite Impulse Response (FIR) filtering and Fast Fourier Transform (FFT).

The X data space is used by all instructions and supports all addressing modes. X data space has separate read and write data buses. The X read data bus is the read data path for all instructions that view data space as combined X and Y address space. It is also the X data prefetch path for the dual operand DSP instructions (MAC class).

The Y data space is used in concert with the X data space by the MAC class of instructions (CLR, ED, EDAC, MAC, MOVSAC, MPY, MPY.N and MSC) to provide two concurrent data read paths.

Both the X and Y data spaces support Modulo Addressing mode for all instructions, subject to addressing mode restrictions. Bit-Reversed Addressing mode is only supported for writes to X data space.

All data memory writes, including in DSP instructions, view data space as combined X and Y address space. The boundary between the X and Y data spaces is device-dependent and is not user-programmable.

All effective addresses are 16 bits wide and point to bytes within the data space. Therefore, the data space address range is 64 Kbytes, or 32K words, though the implemented memory locations vary by device.

# TABLE 4-1: CPU CORE REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
WREG0	0000						W	Vorking Regist	er 0									0000
WREG1	0002						W	Vorking Regist	er 1									0000
WREG2	0004						V	Vorking Regist	er 2									0000
WREG3	0006						W	Vorking Regist	er 3									0000
WREG4	8000						W	Vorking Regist	er 4									0000
WREG5	000A						W	Vorking Regist	er 5									0000
WREG6	000C						W	Vorking Regist	er 6									0000
WREG7	000E						W	Vorking Regist	er 7									0000
WREG8	0010						W	Vorking Regist	er 8									0000
WREG9	0012						W	Vorking Regist	er 9									0000
WREG10	0014						W	orking Registe	er 10									0000
WREG11	0016						W	orking Registe	er 11									0000
WREG12	0018						W	orking Registe	er 12									0000
WREG13	001A						W	orking Registe	er 13									0000
WREG14	001C						W	orking Registe	er 14									0000
WREG15	001E													0800				
SPLIM	0020						Stack	Pointer Limit F	Register									xxxx
ACCAL	0022							ACCAL										xxxx
ACCAH	0024					-		ACCAH										xxxx
ACCAU	0026	ACCA<39>	ACCA<39>	ACCA<39>	ACCA<39>	ACCA<39>	ACCA<39>	ACCA<39>	ACCA<39>				ACCA	U				xxxx
ACCBL	0028							ACCBL										xxxx
ACCBH	002A							ACCBH										xxxx
ACCBU	002C	ACCB<39>	ACCB<39>	ACCB<39>	ACCB<39>	ACCB<39>	ACCB<39>	ACCB<39>	ACCB<39>				ACCE	BU				xxxx
PCL	002E						Program C	ounter Low W	/ord Register									0000
PCH	0030	—	—	—	—	—	-	—	—			Progran	n Counter Hi	gh Byte	Registe	r		0000
TBLPAG	0032		—	—	—		-	—	—			Table Pa	age Address	Pointer	Registe	r		0000
PSVPAG	0034	—	—	—	—	—	-	—	—		Program	Memory	Visibility Pag	e Addres	ss Point	er Regist	er	0000
RCOUNT	0036						Repeat	Loop Counter	r Register									xxxx
DCOUNT	0038						[	DCOUNT<15:	0>									xxxx
DOSTARTL	003A						DOST	ARTL<15:1>									0	xxxx
DOSTARTH	003C	_	—	—	—	_	-	—	_	—	_		DC	START	H<5:0>			00xx
DOENDL	003E						DOE	NDL<15:1>									0	xxxx
DOENDH	0040	_	—	-	—	_	-	-	—	-	_			DOEN	DH			00xx
SR	0042	OA	OB	SA	SB	OAB	SAB	DA	DC		IPL<2:(	)>	RA	Ν	OV	Z	С	0000
CORCON	0044	—	—	—	US	EDT		DL<2:0>		SATA	SATB	SATDW	ACCSAT	IPL3	PSV	RND	IF	0020
MODCON	0046	XMODEN	YMODEN	—	—		BWM	<3:0>			Y١	VM<3:0>			XWI	M<3:0>		0000

### TABLE 4-1: CPU CORE REGISTER MAP (CONTINUED)

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
XMODSRT	0048		XS<15:1>													0	xxxx	
XMODEND	004A		XE<15:1>													1	xxxx	
YMODSRT	004C		YS<15:1>													0	xxxx	
YMODEND	004E						Y	E<15:1>									1	xxxx
XBREV	0050	BREN						XB<	14:0>									xxxx
DISICNT	0052	_	_					Disable In	terrupts Cour	nter Reg	ister							xxxx

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

# TABLE 4-2: CHANGE NOTIFICATION REGISTER MAP FOR dspic33FJ06GS101

File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNEN1	0060		—	_	_	_	_	—	_	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000
CNPU1	0068		—	_			—	—	—	CN7PUE	CN6PUE	CN5PUE	CN4PUE	<b>CN3PUE</b>	CN2PUE	CN1PUE	CN0PUE	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

# TABLE 4-3:CHANGE NOTIFICATION REGISTER MAP FOR dsPIC33FJ06GS102, dsPIC33FJ06GS202, dsPIC33FJ16GS402 AND<br/>dsPIC33FJ16GS502

File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNEN1	0060	CN15IE	CN14IE	CN13IE	CN12IE	CN11IE	CN10IE	CN9IE	CN8IE	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000
CNPU1	0068	CN15PUE	CN14PUE	CN13PUE	CN12PUE	CN11PUE	CN10PUE	CN9PUE	CN8PUE	CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CN0PUE	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-4: CHANGE NOTIFICATION REGISTER MAP FOR dsPIC33FJ16GS404 AND dsPIC33FJ16GS504

File Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNEN1	0060	CN15IE	CN14IE	CN13IE	CN12IE	CN11IE	CN10IE	CN9IE	CN8IE	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000
CNEN2	0062	—	—	CN29IE	CN28IE	CN27IE	CN26IE	CN25IE	CN24IE	CN23IE	CN22IE	CN21IE	CN20IE	CN19IE	CN18IE	CN17IE	CN16IE	0000
CNPU1	0068	CN15PUE	CN14PUE	CN13PUE	CN12PUE	CN11PUE	CN10PUE	CN9PUE	CN8PUE	CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CN0PUE	0000
CNPU2	006A	—	—	CN29PUE	CN28PUE	CN27PUE	CN26PUE	CN25PUE	CN24PUE	CN23PUE	CN22PUE	CN21PUE	CN20PUE	CN19PUE	CN18PUE	CN17PUE	CN16PUE	0000

#### TABLE 4-5: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33FJ06GS101 DEVICES ONLY

TADLE	ч <b>v</b> .			00111														
File Name	SFR Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	0080	NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE	SFTACERR	DIV0ERR		MATHERR	ADDRERR	STKERR	OSCFAIL		0000
INTCON2	0082	ALTIVT	DISI	—	—	—	—	—	—	—	—	—	—	—	INT2EP	INT1EP	INT0EP	0000
IFS0	0084	_	_	ADIF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	_	T2IF	_	_	_	T1IF	OC1IF	_	INTOIF	0000
IFS1	0086	—	_	INT2IF	—	—	_	—	—	_	—	_	INT1IF	CNIF	_	MI2C1IF	SI2C1IF	0000
IFS3	008A	_	_	_	—	—	_	PSEMIF		—	—	-	_	_		_		0000
IFS4	008C	_	_	_	—	—	_			—	—	-	_	_		U1EIF		0000
IFS5	008E	_	PWM1IF	_	—	—	_			—	—	-	_	_		_		0000
IFS6	0090	ADCP1IF	ADCP0IF	—	_	—	_	_		—	—		—	_		PWM4IF		0000
IFS7	0092	_	_	_	_	—	_	_		—	—		—	_		ADCP3IF		0000
IEC0	0094	_	_	ADIE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE		T2IE	—	-	_	T1IE	OC1IE	_	INT0IE	0000
IEC1	0096	_		INT2IE	—	—	_	_		—	—		INT1IE	CNIE		MI2C1IE	SI2C1IE	0000
IEC2	0098	_	_	_	—	—	_			—	—	-	_	_		_		0000
IEC3	009A	_	_	_	_	_	_	PSEMIE	_	_	_		_	_		_		0000
IEC4	009C	_	_	_	_	_	_	_	_	_	_		_	_		U1EIE		0000
IEC5	009E	_	PWM1IE	_	—	—	_			—	—	-	_	_		_		0000
IEC6	00A0	ADCP1IE	ADCP0IE	—	—	_	_	—	—	_	—	_	—	_	_	PWM4IE	_	0000
IEC7	00A2	—	_	—	—	_	_	—	—	_	—	_	—	_	_	ADCP3IE	_	0000
IPC0	00A4	_		T1IP<2:0>	•	—	C	DC1IP<2:0	>	—	—	-	_	_		INT0IP<2:0>		4404
IPC1	00A6	—		T2IP<2:0>		_	_	_	_	_	_	_	_	_	_	—	—	4000
IPC2	00A8	_	ι	J1RXIP<2:0:	>	_	S	SPI1IP<2:0	>	_	S	PI1EIP<2:	0>	_		_		4440
IPC3	00AA	_	_	_	—	—	_					ADIP<2:0	>	_	ι	J1TXIP<2:0>		0044
IPC4	00AC	_		CNIP<2:0>		—	_			_	М	II2C1IP<2	0>	_	u,	SI2C1IP<2:0>		4044
IPC5	00AE	—	_	_	—	_	_	—	—	_	—	—	—	_		INT1IP<2:0>		0004
IPC7	00B2	_	_	_	—	_	_	_	_	_	l	NT2IP<2:(	)>	_		_	—	0040
IPC14	00C0	_	_	_	_	—	_			_	P	SEMIP<2:	0>	_		_		0040
IPC16	00C4	_	_	_	—	—	_			—	ι	J1EIP<2:0	>	_		_		0400
IPC23	00D2	_		_	_	—	P\	NM1IP<2:	0>	—	—	_	—	_				0040
IPC24	00D4	_	_	—	_	—	—	—	_	—	P	WM4IP<2	0>	_	—	_	_	4400
IPC27	00DA	_	A	DCP1IP<2:0	)>	—	A	DCP0IP<2:	0>	_	—	—	—	_	—	_	_	0040
IPC28	00DC	_	—	—	—	—	—	—	—	—	A	DCP3IP<2	:0>	_	_	_	_	0000
INTTREG	00E0	_	_	_	_		ILR<3	3:0>		_				VECNUM<6:	0>			0000
Legend:			lue on Reset.		amontod roa			are chours	la la sua da i		1							

dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04

File Name	SFR Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	0080	NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE	SFTACERR	DIV0ERR	_	MATHERR	ADDRERR	STKERR	OSCFAIL	—	0000
INTCON2	0082	ALTIVT	DISI			_		_		—	—	_	—	—	INT2EP	INT1EP	INT0EP	0000
IFS0	0084	_	_	ADIF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	_	T2IF	—	_	—	T1IF	OC1IF	_	INTOIF	0000
IFS1	0086	—		INT2IF	-	—	_	—	_	—	—	_	INT1IF	CNIF	—	MI2C1IF	SI2C1IF	0000
IFS3	008A	-	-	-	-	—	_	PSEMIF	_	—	_	_	—	—	—	-	—	0000
IFS4	008C	—	—	—	—	—	_	—	_	—	—	_	—	—	_	U1EIF	—	0000
IFS5	008E	PWM2IF	PWM1IF	-	-	—	_	_	_	—	_	_	—	—	—	-	—	0000
IFS6	0090	ADCP1IF	ADCP0IF	—	—	—	_	—	_	—	—	_	—	—	_	—	—	0000
IFS7	0092	—	_	_	—	—	_	—	_	—	—	_	—	—	_	_	ADCP2IF	0000
IEC0	0094	—	—	ADIE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	_	T2IE	—	_	—	T1IE	OC1IE	—	INTOIE	0000
IEC1	0096	—	_	INT2IE	—	—	_	—	_	—	—	_	INT1IE	CNIE	_	MI2C1IE	SI2C1IE	0000
IEC3	009A	_	_	_	_	_	_	PSEMIE		_		_	_	_		_	—	0000
IEC4	009C	_	_	_	_	_	_	_		_		_	_	_		U1EIE	_	0000
IEC5	009E	PWM2IE	PWM1IE	_	—	—	_	—	_	—	—	_	—	—	_	—	—	0000
IEC6	00A0	ADCP1IE	ADCP0IE	_	_	_	_	_		_		_	_	_		_	_	0000
IEC7	00A2	—	—	—	—	—	_	—	_	—	—	_	—	—	_	—	ADCP2IE	0000
IPC0	00A4	—		T1IP<2:0>		—	(	DC1IP<2:0	>	—	—	_	—	—		NT0IP<2:0>		4404
IPC1	00A6	_		T2IP<2:0>		_	_	_	_	_		_	_	_		_	_	4000
IPC2	00A8	—	ι	J1RXIP<2:0	>	—	5	SPI1IP<2:0	>	_	S	PI1EIP<2:0	)>	_	_	_	—	4440
IPC3	00AA	—	_	—	—	—	_	—	—	—		ADIP<2:0>		—	ι	J1TXIP<2:0>		0044
IPC4	00AC	_		CNIP<2:0>		_	_	_		_	N	112C11P<2:0	)>	—	9	SI2C1IP<2:0>	>	4044
IPC5	00AE	_	_	_	_	_	_	_	_	_	—	_	_	_		NT1IP<2:0>		0004
IPC7	00B2	—	_	_	—	—	_	—	_	—		NT2IP<2:0	>	—	_	—	—	0040
IPC14	00C0	—	_	_	_	—	—	—	—	—	F	SEMIP<2:0	)>	—		—	—	0040
IPC16	00C4	—	—	—	-	_	_	—	_	_		U1EIP<2:0;	>	—	—	—	—	0040
IPC23	00D2	—	F	PWM2IP<2:0	)>	—	P	WM1IP<2:	0>	—	—	_	—	—		_	—	4400
IPC27	00DA	_	А	DCP1IP<2:	)>	—	A	DCP0IP<2:	0>	_						—	4400	
IPC28	00DC	—	—	—	—	—	—	—	_	_	ADCP2IP<2:0>						0004	
INTTREG	00E0	_	_	_	_		ILR<3	3:0>		_			·	/ECNUM<6:0	)>			0000

#### 4 0

ds	
PIC	
မ္လ	
Ť	
900	
3FJ06GS1	
S1	
01/	
XO	
Ň	
2 and	
d	
sPIC	
ົດ	
33F	
تے	
160	
dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04	
XO	
<b>K02/X</b>	
64	
-	

0

# TABLE 4-7: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33FJ06G202 DEVICES ONLY

File Name	SFR Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	0080	NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE	SFTACERR	DIV0ERR	_	MATHERR	ADDRERR	STKERR	OSCFAIL	_	0000
INTCON2	0082	ALTIVT	DISI	—	—	—	_	_		—	_	_	_	—	INT2EP	INT1EP	INT0EP	0000
IFS0	0084	_		ADIF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	_	T2IF	_	_	_	T1IF	OC1IF	IC1IF	INTOIF	0000
IFS1	0086	_		INT2IF	—	_	_	—	_	_	_	_	INT1IF	CNIF	AC1IF	MI2C1IF	SI2C1IF	0000
IFS3	008A	_		_	_	—	_	PSEMIF	_	—	_	_	_			_	_	0000
IFS4	008C			—	—	—	_	_		—	-	_	_	—	_	U1EIF	—	0000
IFS5	008E	PWM2IF	PWM1IF	_	_	_	_	_	_	_	_	_	_	—		_	_	0000
IFS6	0090	ADCP1IF	ADCP0IF	—	—	—	_	_		AC2IF	-	_	_	—	_	—	—	0000
IFS7	0092	_		—	—	—	_	_		—	-	_	ADCP6IF	—	_	—	ADCP2IF	0000
IEC0	0094	_		ADIE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	_	T2IE	_	_	_	T1IE	OC1IE	IC1IE	INTOIE	0000
IEC1	0096	_		INT2IE	—	_	_	—	_	_	_	_	INT1IE	CNIE	AC1IE	MI2C1IE	SI2C1IE	0000
IEC3	009A	_		_	_	_	_	PSEMIE	_	_	_	_	_	_		_	—	0000
IEC4	009C	_		_	_	_	_	_	_	_	_	_	_	—		U1EIE	_	0000
IEC5	009E	PWM2IE	PWM1IE	_	_	_	_	_	_	_	_	_	_	—		_	_	0000
IEC6	00A0	ADCP1IE	ADCP0IE	_	_	_	_	_	_	AC2IE	_	_	_	—		_	_	0000
IEC7	00A2	—	_	—	—	—	—	—	—	_	—	_	ADCP6IE	—		—	ADCP2IE	0000
IPC0	00A4	—		T1IP<2:0>		—	C	DC1IP<2:0	>	—	I	C1IP<2:0	>	—		INT0IP<2:0>		4444
IPC1	00A6	_		T2IP<2:0>		_	_	—	_	_	_	_	_	_		_	_	4000
IPC2	00A8	_		U1RXIP<2:(	)>	_	S	SPI1IP<2:0	>	_	S	PI1EIP<2	:0>	_	_	_	_	4440
IPC3	00AA	—	_	—	—	—	—	—	—			ADIP<2:0	>	—	ι	J1TXIP<2:0>	>	0044
IPC4	00AC	—		CNIP<2:0>	>	—	A	AC1IP<2:0	>	—	М	I2C1IP<2	:0>	—	S	SI2C1IP<2:0;	>	4444
IPC5	00AE	_	_	—	—	—	—	_	_	—	_	_	—	—	ļ	INT1IP<2:0>		0004
IPC7	00B2	_	_	—	—	—	—	_	-	—	11	NT2IP<2:	0>	—	—	—	_	0040
IPC14	00C0	_	_	—	—	—	—	-	-	—	P	SEMIP<2	:0>	—	_	—	_	0040
IPC16	00C4	_	_	—	—	—	—	_	_	—	ι	J1EIP<2:(	)>	—	_	—	_	0040
IPC23	00D2	_	I	PWM2IP<2:	0>	—	P۱	WM1IP<2:	0>	—	_	—	-	—	_	—	_	4400
IPC25	00D6			AC2IP<2:0	>	—	—	_	_	_	_	_	—	—	_	—		4000
IPC27	00DA	_	ŀ	ADCP1IP<2:	0>	—	A	DCP0IP<2:	0>	—	—	_	—	—	_	—		4400
IPC28	00DC			—	—	—	—	—	_	—	—	—	—	—	A	DCP2IP<2:0	>	0004
IPC29	00DE			—	_	—	—	—	—	_	_	_	—	—	A	DCP6IP<2:0	>	0004
INTTREG	00E0	_		_	_		ILR<3	3:0>		_				VECNUM<6:	0>			0000

File Name	SFR Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	0080	NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE	SFTACERR	DIV0ERR	_	MATHERR	ADDRERR	STKERR	OSCFAIL	_	0000
INTCON2	0082	ALTIVT	DISI	_	_	_		_	_	_	_	_	_	_	INT2EP	INT1EP	INT0EP	0000
IFS0	0084	_	_	ADIF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	_	T1IF	OC1IF	IC1IF	<b>INT0IF</b>	0000
IFS1	0086	_	_	INT2IF	_	_		_	_	_	_	_	INT1IF	CNIF	_	MI2C1IF	SI2C1IF	0000
IFS3	008A	_	—	_	—	—	_	PSEMIF	_	—	—	_	—	—	_	_	—	0000
IFS4	008C	_	—	_	—	—	_	—	_	—	—	_	—	—	_	U1EIF	—	0000
IFS5	008E	PWM2IF	PWM1IF	—	—	—	—	—	—	—	—	—	—	—	—	—	—	0000
IFS6	0090	ADCP1IF	ADCP0IF	—	—	—	—	—	—	—	—	—	—	—	—	—	PWM3IF	0000
IFS7	0092	_	—	_	—	—	_	—	_	—	—	_	—	—	_	ADCP3IF	ADCP2IF	0000
IEC0	0094	—	—	ADIE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	—	T1IE	OC1IE	IC1IE	INT0IE	0000
IEC1	0096	—	—	INT2IE	—	—	—	—	—	—	—	_	INT1IE	CNIE	_	MI2C1IE	SI2C1IE	0000
IEC3	009A	_	_	_	_	_		PSEMIE	_	_	_	_	_	_	_	_	_	0000
IEC4	009C	—	—	—	—	—	—	—	—	—	—	—	—	—	_	U1EIE	—	0000
IEC5	009E	PWM2IE	PWM1IE	—	—	—	—	—	—	—	—	—	—	—	_	—	—	0000
IEC6	00A0	ADCP1IE	ADCP0IE	—	—	—	—	—	—	—	—	—	—	—	_	—	PWM3IE	0000
IEC7	00A2		-	-	—	-	—	_	-	_	—	_	_	—		ADCP3IE	ADCP2IE	0000
IPC0	00A4	—		T1IP<2:0>		—	(	OC1IP<2:0	)>	—		IC1IP<2:0>	•	—	I	NT0IP<2:0>		4444
IPC1	00A6	—		T2IP<2:0>		—	(	OC2IP<2:0	)>	—		IC2IP<2:0>		—	—	—	—	4440
IPC2	00A8	-	I	U1RXIP<2:0	)>	_	S	SPI1IP<2:0	)>	—	S	SPI1EIP<2:0	)>	—		T3IP<2:0>		4444
IPC3	00AA	—	—	—	—	—	—	—	—			ADIP<2:0>		—	ι	J1TXIP<2:0>		0044
IPC4	00AC	—		CNIP<2:0>	•	—	—	—	—	—	Ν	/II2C1IP<2:(	)>	—	S	SI2C1IP<2:0>		4044
IPC5	00AE	-	_	_	—	_	—	_	_	—	_	_	_	—	I	NT1IP<2:0>		0004
IPC7	00B2		-	-	—	-	—	_	-	_		INT2IP<2:0	>	—		-	-	0040
IPC14	00C0	—	—	—	—	—	—	—	—	—	F	SEMIP<2:0	)>	—	_	—	—	0040
IPC16	00C4	-	_	_	—	_	—	_	_	—		U1EIP<2:0:	>	—		_	_	0040
IPC23	00D2		F	PWM2IP<2:0	)>	-	Р	WM1IP<2:	0>			_		—		-	-	4400
IPC24	00D4			—	—	_	_	_	_	—	_		—	—	Р	WM3IP<2:0:	>	0004
IPC27	00DA	—	A	DCP1IP<2:	0>	_	A	DCP0IP<2	:0>							_	—	4400
IPC28	00DC	—	—	—	—	_	_	—	—	—	- ADCP3IP<2:0> — ADCP2IP<2:0>						>	0044
INTTREG	00E0	_			_		ILR<	3:0>		_			١	/ECNUM<6:0	>			0000

# 

# TABLE 4-9: INTERRUPT CONTROLLER REGISTER MAP FOR dsPIC33FJ16GS502 DEVICES ONLY

TADLL	ч <b>у</b> .								<b>V 451 1</b>	0331 3 10	00002							
File Name	SFR Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	0080	NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE	SFTACERR	DIV0ERR	-	MATHERR	ADDRERR	STKERR	OSCFAIL	—	0000
INTCON2	0082	ALTIVT	DISI	_	—	—	—	—	—	—	—	_	—	—	INT2EP	INT1EP	INT0EP	0000
IFS0	0084	—	—	ADIF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	—	T1IF	OC1IF	IC1IF	INT0IF	0000
IFS1	0086	—	—	INT2IF	—	—	—	—	—	—	—	_	INT1IF	CNIF	AC1IF	MI2C1IF	SI2C1IF	0000
IFS3	008A	—	—	_	—	—	—	PSEMIF	—	—	—	_	—	—	_	—	_	0000
IFS4	008C	—		_		—	_	—	_	—			—	—		U1EIF		0000
IFS5	008E	PWM2IF	PWM1IF	_		—	_	—	_	—			—	—		—		0000
IFS6	0090	ADCP1IF	ADCP0IF	_		—	_	AC4IF	AC3IF	AC2IF	—		—	—		PWM4IF	PWM3IF	0000
IFS7	0092	—	—	_		—	_	—	_	—	—		ADCP6IF	—	_	ADCP3IF	ADCP2IF	0000
IEC0	0094	—	_	ADIE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	—	T1IE	OC1IE	IC1IE	INT0IE	0000
IEC1	0096	—		INT2IE	-	—	_	—	_	—			INT1IE	CNIE	AC1IE	MI2C1IE	SI2C1IE	0000
IEC3	009A	—	—	_		—	_	PSEMIE	_	—	—		—	—		—		0000
IEC4	009C	—		_		—	_	—	_	—			—	—		U1EIE		0000
IEC5	009E	PWM2IE	PWM1IE	_		—	_	—	_	—	—		—	—		—		0000
IEC6	00A0	ADCP1IE	ADCP0IE	_		—	_	AC4IE	AC3IE	AC2IE	—		—	—		PWM4IE	PWM3IE	0000
IEC7	00A2	—	_	_		—	_	—		—	—		ADCP6IE	—		ADCP3IE	ADCP2IE	0000
IPC0	00A4	—		T1IP<2:0>		—	C	DC1IP<2:0	>	—		IC1IP<2:0>	•	—		INT0IP<2:0>		4444
IPC1	00A6	—		T2IP<2:0>		—	C	DC2IP<2:0	>	—		IC2IP<2:0>				—	—	4440
IPC2	00A8	—	-	U1RXIP<2:0	>	—	S	PI1IP<2:0	>	—	S	SPI1EIP<2:0	)>	—		T3IP<2:0>		4444
IPC3	00AA	—		_	—			—				ADIP<2:0>		—	ι	J1TXIP<2:0>	•	0044
IPC4	00AC	—		CNIP<2:0>		—	A	C1IP<2:0	>	—	N	/II2C1IP<2:0	)>	—	5	SI2C1IP<2:0>	•	4444
IPC5	00AE	—		_	—	—	_	—	—	—		—	—	—		INT1IP<2:0>		0004
IPC7	00B2	—		_		—	_	—	_	—		INT2IP<2:0	>	—		—	—	0040
IPC14	00C0	—	_	_		—	_	—		—	F	PSEMIP<2:0	)>	—	—	—	-	0040
IPC16	00C4	—	—	—	—	—	—	—	-	—		U1EIP<2:0:	>	—	—	—	—	0040
IPC23	00D2	—	F	PWM2IP<2:0	)>	—	P۱	WM1IP<2:	)>	—	—	—	—	—	—	—	-	4400
IPC24	00D4	—	—	—	—	—	—	—	—	—	F	WM4IP<2:0	)>	—	P	WM3IP<2:0:	>	0044
IPC25	00D6	—		AC2IP<2:0:	>	—	—	—	_	—	—	—	—	—	_	—	—	4000
IPC26	00D8	—	—	—	—	—	—	—	_	—		AC4IP<2:0:	>	—		AC3IP<2:0>		0044
IPC27	00DA	—	A	DCP1IP<2:	0>	—	AD	CP0IP<2:	0>			—		—	_	—	—	4400
IPC28	00DC	—	—	—	—	—	—	_	—	—	A	DCP3IP<2:	0>	—	A	DCP2IP<2:0	>	0044
IPC29	00DE	—	_	_	—	—	—	—	-	—	—	—	—	—	A	DCP6IP<2:0	>	0004
INTTREG	00E0	—	—	—	—		ILR<3	:0>		—			V	/ECNUM<6:0	)>			0000
Logond						and as '0' Po												

File Name	SFR Addr.	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Reset
INTCON1	0080	NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE	SFTACERR	DIV0ERR		MATHERR	ADDRERR	STKERR	OSCFAIL		0000
INTCON2	0082	ALTIVT	DISI		_	—		—		—			—	_	INT2EP	INT1EP	INT0EP	0000
IFS0	0084	—	_	ADIF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF	T2IF	OC2IF	IC2IF	_	T1IF	OC1IF	IC1IF	INTOIF	0000
IFS1	0086	_	_	INT2IF	-	-	-	—	_	—	—	_	INT1IF	CNIF	AC1IF	MI2C1IF	SI2C1IF	0000
IFS3	008A	_	_	—	_	—	_	PSEMIF	_	_	_	_	-	_	_	—	—	0000
IFS4	008C	_	_	_	_	—	_	—	_	_	_	_	-	_	_	U1EIF	—	0000
IFS5	008E	PWM2IF	PWM1IF	_	_	—	_	—	_	_	_	_	-	_	_	—	—	0000
IFS6	0090	ADCP1IF	ADCP0IF	_	_	—	_	AC4IF	AC3IF	AC2IF	_	_	-	_	_	PWM4IF	<b>PWM3IF</b>	0000
IFS7	0092	—	_	_	_	—	_	—	_	—	_	_	ADCP6IF	ADCP5IF	ADCP4IF	ADCP3IF	ADCP2IF	0000
IEC0	0094	_	_	ADIE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE	T2IE	OC2IE	IC2IE	-	T1IE	OC1IE	IC1IE	INTOIE	0000
IEC1	0096	_	_	INT2IE	-	-	-	—	_	—	—	_	INT1IE	CNIE	AC1IE	MI2C1IE	SI2C1IE	0000
IEC3	009A	_	_	—	_	—	_	PSEMIE	_	_	_	_	-	_	_	—	—	0000
IEC4	009C	_	_	_	_	—	_	—	_	_	_	_	-	_	_	U1EIE	—	0000
IEC5	009E	PWM2IE	PWM1IE	_	_	_	_	_	_	_	_	_	_	_	_	-	_	0000
IEC6	00A0	ADCP1IE	ADCP0IE	_	_	_	_	AC4IE	AC3IE	AC2IE	_	_	_	_	_	PWM4IE	<b>PWM3IE</b>	0000
IEC7	00A2	—	_	_	—	—	_	—	—	—	—		ADCP6IE	ADCP5IE	ADCP4IE	ADCP3IE	ADCP2IE	0000
IPC0	00A4	_		T1IP<2:0>		—	(	DC1IP<2:0;	>	_		C1IP<2:0	>	_		INT0IP<2:0>		4444
IPC1	00A6	—		T2IP<2:0>		—	C	DC2IP<2:0:	>	—		C2IP<2:0	>	—	—	—	—	4440
IPC2	00A8	—	l	J1RXIP<2:0	>	—	0	SPI1IP<2:0	>	—	S	PI1EIP<2	:0>	—		T3IP<2:0>		4444
IPC3	00AA	—	_	—	—	—		—	—			ADIP<2:0	>	—	ι	J1TXIP<2:0>	•	0044
IPC4	00AC	—		CNIP<2:0>		—	ŀ	AC1IP<2:0:	>	—	М	I2C1IP<2	:0>	_	S	SI2C1IP<2:0	>	4444
IPC5	00AE	_	_	—	—	—	-	—	—	_	—	_	-	_		INT1IP<2:0>		0004
IPC7	00B2	_	_	_	_	—	_	—	_	_	I	NT2IP<2:0	)>	_	_	—	—	0040
IPC14	00C0	_	_	_	_	—	_	—	_	_	P	SEMIP<2	:0>	_	_	—	—	0040
IPC16	00C4	_	_	_	_	—	_	—	_	_	ι	J1EIP<2:(	)>	_	_	—	—	0040
IPC23	00D2	_	F	PWM2IP<2:0	)>	—	P\	WM1IP<2:0	)>	_	—	_	-	_	_	—	—	4400
IPC24	00D4	_	_	—	—	—	-	—	—	_	P\	NM4IP<2	:0>	_	P	WM3IP<2:0:	>	0044
IPC25	00D6	_		AC2IP<2:0>	, ,	—	_	—	_	_	—	_	-	_	_	—	—	4000
IPC26	00D8	_	_	_	—	_	_	_	_	_	ŀ	AC4IP<2:0	)>	_		AC3IP<2:0>		0440
IPC27	00DA	—	A	DCP1IP<2:	)>	—	A	DCP0IP<2:	0>	_	—	_	—	_	_	_		4400
IPC28	00DC	_	A	DCP5IP<2:0	)>	_	AD	DCP4IP<2:	0>	_	A	DCP3IP<2	:0>	_	A	DCP2IP<2:0	>	4444
IPC29	00DE	_	_		_	_	_	—	_	_	—	—	—	_	A	DCP6IP<2:0	>	0004
INTTREG	00E0	_	_	_	_		ILR<3	:0>						VECNUM<6:	0>			0000

dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04

#### TADIE 4 40. INTERDURT CONTROL LER RECIÉTER MAR FOR deDIC32E 14605604 DEVICES ONLY

### TABLE 4-11: TIMER REGISTER MAP FOR dsPIC33FJ06GS101 AND dsPIC33FJ06GSX02

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	0100								Timer1 R	egister								0000
PR1	0102								Period Re	gister 1								FFFF
T1CON	0104	TON	_	TSIDL	_	_	_	_	—	_	TGATE	TCKP	S<1:0>	_	TSYNC	TCS	_	0000
TMR2	0106								Timer2 R	egister								0000
PR2	010C								Period Re	gister 2								FFFF
T2CON	0110	TON		TSIDL	—	—	—	—	—	—	TGATE	TCKPS	S<1:0>	_	_	TCS	_	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-12: TIMER REGISTER MAP FOR dsPIC33FJ16GSX02 AND dsPIC33FJ16GSX04

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	0100								Timer1 R	egister								0000
PR1	0102								Period Re	gister 1								FFFF
T1CON	0104	TON	—	TSIDL	_	_	_	_	_	—	TGATE	TCKP	S<1:0>	—	TSYNC	TCS		0000
TMR2	0106								Timer2 R	egister								0000
TMR3HLD	0108						Timer3	Holding Re	gister (for 3	32-bit timer o	operations o	nly)						xxxx
TMR3	010A								Timer3 R	egister								0000
PR2	010C								Period Re	gister 2								FFFF
PR3	010E								Period Re	gister 3								FFFF
T2CON	0110	TON	_	TSIDL	_	_	_	_	_	—	TGATE	TCKP	S<1:0>	T32	_	TCS	_	0000
T3CON	0112	TON	_	TSIDL		—	—	—		—	TGATE	TCKP	S<1:0>	—	—	TCS	—	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-13: INPUT CAPTURE REGISTER MAP FOR dsPIC33FJ06GS202

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets					
IC1BUF	0140							Inpu	ut Capture	1 Register								xxxx					
IC1CON	0142	_	_	ICSIDL	_				_	ICTMR	ICI<1	:0>	ICOV	COV ICBNE ICM<2:0>									

## TABLE 4-14: INPUT CAPTURE REGISTER MAP FOR dsPIC33FJ16GSX02 AND dsPIC33FJ16GSX04

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IC1BUF	0140							Inpu	t Capture 1	1 Register								xxxx
IC1CON	0142	Input Capture 1 Register           —         —         ICSIDL         —         —         —         ICTMR         ICI<1:0>         ICOV         ICBNE         ICM<2:0>													0000			
IC2BUF	0144							Inpu	t Capture 2	2 Register								xxxx
IC2CON	0146	_	_	ICSIDL	—	_		_		ICTMR	ICI<1	:0>	ICOV	ICBNE	I	CM<2:0>		0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-15: OUTPUT COMPARE REGISTER MAP FOR dsPIC33FJ06GS101 AND dsPIC33FJ06GSX02

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
OC1RS	0180	Output Compare 1 Secondary Register															xxxx	
OC1R	0182							Outpu	t Compare	1 Register								xxxx
OC1CON	0184	—	_	OCSIDL	_	_	_	_	_	_	_	—	OCFLT	OCTSEL	0	CM<2:0>		0000

dsPIC33FJ06GS101/X02 and

dsPIC33FJ16GSX02/X0

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-16: OUTPUT COMPARE REGISTER MAP FOR dsPIC33FJ16GSX02 AND dsPIC33FJ06GSX04

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
OC1RS	0180							Output Con	npare 1 Sec	ondary Reg	jister							xxxx
OC1R	0182	Output Compare 1 Secondary Register Output Compare 1 Register																xxxx
OC1CON	0184	_	_	OCSIDL	_	_	_	_	_		_	_	OCFLT	OCTSEL	00	CM<2:0>		0000
OC2RS	0186							Output Con	npare 2 Sec	ondary Reg	jister							xxxx
OC2R	0188							Outpu	ut Compare 2	2 Register								xxxxx
OC2CON	018A	_		OCSIDL		_		—	-	_		-	OCFLT	OCTSEL	00	CM<2:0>		0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-17: HIGH-SPEED PWM REGISTER MAP

File Name	Addr Offset	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PTCON	0400	PTEN																0000
PTCON2	0402	_																0000
PTPER	0404							PT	PER<15:0>									FFF8
SEVTCMP	0406						SEVTC	MP<15:3>							_	_	_	0000
MDC	040A							M	DC<15:0>									0000

TABLE 4-	-18:	HIGH-S	PEED F	PWM GE	NERAT	OR 1 REC	SISTER I	MAP										
File Name	Addr Offset	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PWMCON1	0420	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC<1:	0>	—	—	—	CAM	XPRES	IUE	0000
IOCON1	0422	PENH	PENL	POLH	POLL	PMOD	<1:0>	OVRENH	OVRENL	OVRDAT.	<1:0>	FLTDA	T<1:0>	CLD	AT<1:0>	SWAP	OSYNC	0000
FCLCON1	0424	IFLTMOD			CLSRC<4	:0>		CLPOL	CLMOD		FL	TSRC<4:0	)>		FLTPOL	FLTMO	D<1:0>	0000
PDC1	0426		PDC1<15:0> PHASE1<15:0>															0000
PHASE1	0428		PHASE1<15:0>															0000
DTR1	042A	_	DTD1 40.0															0000
ALTDTR1	042C	_	_						ALTDT	R1<13:0>								0000
SDC1	042E							SD	C1<15:0>									0000
SPHASE1	0430							SPH	ASE1<15:0>									0000
TRIG1	0432						TRGCI	MP<15:3>							—	_	—	0000
TRGCON1	0434		TRGD	IV<3:0>		_	_	_	_	DTM	—			TRGS	TRT<5:0>			0000
STRIG1	0436						STRGC	CMP<15:3>							—	—	—	0000
PWMCAP1	0438						PWMC	AP1<15:3>							—	_	—	0000
LEBCON1	043A	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN			LEB<6	:0>				_	_	—	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

## TABLE 4-19: HIGH-SPEED PWM GENERATOR 2 REGISTER MAP FOR dsPIC33FJ06GS102/202 AND dsPIC33FJ16GSX02/X04 DEVICES ONLY

File Name	Addr Offset	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PWMCON2	0440	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC<1:	0>	_	_	—	CAM	XPRES	IUE	0000
IOCON2	0442	PENH	PENL	POLH	POLL	PMOD	<1:0>	OVRENH	OVRENL	OVRDAT<	:1:0>	FLTDA	T<1:0>	CLDA	\T<1:0>	SWAP	OSYNC	0000
FCLCON2	0444	IFLTMOD			CLSRC<4:	0>		CLPOL	CLMOD		FL	TSRC<4:0	>		FLTPOL	FLTMO	D<1:0>	0000
PDC2	0446															0000		
PHASE2	0448																0000	
DTR2	044A	—							DTR	2<13:0>								0000
ALTDTR2	044C	—	_						ALTDT	R2<13:0>								0000
SDC2	044E							SD	C2<15:0>									0000
SPHASE2	0450							SPH	ASE2<15:0>									0000
TRIG2	0452						TRGC	MP<15:3>							—	—	—	0000
TRGCON2	0454		TRGD	IV<3:0>		—	_	_	_	DTM	—			TRGS	TRT<5:0>			0000
STRIG2	0456						STRGC	MP<15:3>							—	—	—	0000
PWMCAP2	0458						PWMC	AP2<15:3>							—		—	0000
LEBCON2	045A	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN			LEB<6	:0>				—		—	0000

TABLE 4-	-20:	HIGH-S	PEED F		NERAT	OR 3 REC	<b>SISTER I</b>	MAP FOR	dsPIC33	FJ16GS	X02/)	K04 DE	VICES	ONL	ſ			
File Name	Addr Offset	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PWMCON3	0460	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC<1	:0>	—	_	-	CAM	XPRES	IUE	0000
IOCON3	0462	PENH	PENL	POLH	POLL	PMOD	<1:0>	OVRENH	OVRENL	OVRDAT.	<1:0>	FLTDA	T<1:0>	CLDA	\T<1:0>	SWAP	OSYNC	0000
FCLCON3	0464	IFLTMOD			CLSRC<4	:0>		CLPOL	CLMOD		FĽ	TSRC<4:0	>		FLTPOL	FLTMO	D<1:0>	0000
PDC3	0466				PDC3<15:0> PHASE3<15:0>													
PHASE3	0468			PHASE3<15:0>														0000
DTR3	046C	_	_	PHASE3<15:0> DTR3<13:0>														0000
ALTDTR3	046C	_	_						ALTDT	R3<13:0>								0000
SDC3	046E							SD	)C3<15:0>									0000
SPHASE3	0470							SPH	ASE3<15:0>									0000
TRIG3	0472						TRGCI	MP<15:3>							_	_	_	0000
TRGCON3	0474		TRGD	IV<3:0>		_	_	_	_	DTM	—			TRGS	TRT<5:0>			0000
STRIG3	0476						STRGC	MP<15:3>							_	_	_	0000
PWMCAP3	0478						PWMC	AP3<15:3>							_	_	_	0000
LEBCON3	047A	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN			LEB<6	6:0>					_	—	0000
Legend:	x = unk	nown value	on Reset, ·	— = unimpler	mented, rea	ad as '0'. Rese	et values are	shown in hex	adecimal.									

#### TABLE 4-21: HIGH-SPEED PWM GENERATOR 4 REGISTER MAP FOR dsPIC33FJ06GS101 AND dsPIC33FJ16GS50X DEVICES ONLY

dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04

File Name	Addr Offset	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets					
PWMCON4	0480	FLTSTAT	CLSTAT	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB	MDCS	DTC<1:	0>	_	_	—	CAM	XPRES	IUE	0000					
IOCON4	0482	PENH	PENL	POLH	POLL	PMOD	0<1:0>	OVRENH	OVRENL	OVRDAT<	:1:0>	FLTDA	T<1:0>	CLDA	AT<1:0>	SWAP	OSYNC	0000					
FCLCON4	0484	IFLTMOD			CLSRC<4:	0>		CLPOL	CLMOD		FL	TSRC<4:0	>		FLTPOL	FLTMO	D<1:0>	0000					
PDC4	0486							PD	C4<15:0>									0000					
PHASE4	0488							PHA	SE4<15:0>					(									
DTR4	048A	_	_						DTR	4<13:0>				(									
ALTDTR4	048A	_	_						ALTDT	R4<13:0>								0000					
SDC4	048E							SD	C4<15:0>									0000					
SPHASE4	0490							SPH	ASE4<15:0>									0000					
TRIG4	0492						TRGC	/IP<15:3>							_	_	_	0000					
TRGCON4	0494		TRGD	IV<3:0>		_	_	_	_	DTM	—			TRGS	TRT<5:0>			0000					
STRIG4	0496						STRGC	MP<15:3>							_	_	_	0000					
PWMCAP4	0498						PWMCA	\P4<15:3>															
LEBCON4	049A	PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN			LEB<6	:0>												
Legend:	under		an Deest					a la accora dia dalarra	!! !														

# TABLE 4-22: I2C1 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets	
I2C1RCV	0200	_	_		_	_	_	_	_				Receive I	Register				0000	
I2C1TRN	0202	-		_	_		_	_	Transmit Register										
I2C1BRG	0204	-		_	_		_	_				Baud Rate	e Generator	Register				0000	
I2C1CON	0206	I2CEN		I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000	
I2C1STAT	0208	ACKSTAT	TRSTAT	_	_		BCL	GCSTAT	ADD10	IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF	0000	
I2C1ADD	020A	-		_	_		_					Address	Register					0000	
I2C1MSK	020C	_	_	_	_	_	_		AMSK<9:0>										

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-23: UART1 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets			
U1MODE	0220	UARTEN	—	USIDL	IREN	RTSMD	_	UEN1							STSEL	0000					
U1STA	0222	UTXISEL1	UTXINV	UTXISEL0	_	UTXBRK	UTXE N	UTXBF							0110						
U1TXREG	0224	—	_	_	_	_	_	_				UART	Transmit Re	egister				xxxx			
U1RXREG	0226	—	_	_	_	_	_	_				UART	Receive Re	egister				0000			
U1BRG	0228							В	Baud Rate Generator Prescaler												

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

# TABLE 4-24: SPI1 REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI1STAT	0240	SPIEN	—	SPISIDL	-	—	—	_	-	—	SPIROV	—	_	—	_	SPITBF	SPIRBF	0000
SPI1CON1	0242	—	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN		SPRE<2:0>		PPRE	<1:0>	0000
SPI1CON2	0244	FRMEN	SPIFSD	FRMPOL	—	_	_	_	_	_	_	_	_	—	_	FRMDLY	_	0000
SPI1BUF	0248							SPI1 Tran	smit and Re	ceive Buffe	er Register							0000

## TABLE 4-25: HIGH-SPEED 10-BIT ADC REGISTER MAP FOR dsPIC33FJ06GS101 DEVICES ONLY

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADCON	0300	ADON	_	ADSIDL	SLOWCLK	_	GSWTRG	_	FORM	EIE	ORDER	SEQSAMP	ASYNCSAMP	—	A	DCS<2:0	>	0003
ADPCFG	0302	_	_	_	_	_	_	_	_	PCFG7	PCFG6	_	—	PCFG3	PCFG2	PCFG1	PCFG0	0000
ADSTAT	0306	_	_	_	_	_	_	_	_	_	_	_	—	P3RDY	_	P1RDY	PORDY	0000
ADBASE	0308		ADBASE<15:1>         —           EN1         PEND1         SWTRG1         TRGSRC1<4:0>         IRQEN0         PEND0         SWTRG0         TRGSRC0<4:0>														0000	
ADCPC0	030A	IRQEN1	PEND1	SWTRG1	G1 TRGSRC1<4:0> IRQEN0 PEND0 SWTRG0 TRGSRC0<4:0>													
ADCPC1	030C	IRQEN3	PEND3	SWTRG3		TRGSRC1<4:0>         IRQEN0         PEND0         SWTRG0         TRGSRC0<4:0>           TRGSRC3<4:0>         -												
ADCBUF0	0320								ADC D	ata Buffer (	)							xxxx
ADCBUF1	0322								ADC D	ata Buffer 1	1							xxxx
ADCBUF2	0324								ADC D	ata Buffer 2	2							xxxx
ADCBUF3	0326								ADC D	ata Buffer 3	3							xxxx
ADCBUF6	032C								ADC D	ata Buffer 6	6							xxxx
ADCBUF7	032E								ADC D	ata Buffer 7	7							xxxx

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

# TABLE 4-26: HIGH-SPEED 10-BIT ADC REGISTER MAP FOR dsPIC33FJ06GS102 DEVICES ONLY

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADCON	0300	ADON	—	ADSIDL	SLOWCLK	_	GSWTRG	-	FORM	EIE	ORDER	SEQSAMP	ASYNCSAMP	_	A	DCS<2:0:	>	0003
ADPCFG	0302		_	_	_	_	_	_	_	_	_	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
ADSTAT	0306		_	_	_	_	_	_	_	_	_	_	—	_	P2RDY	P1RDY	PORDY	0000
ADBASE	0308		ADBASE<15:1>															0000
ADCPC0	030A	IRQEN1	RQEN1 PEND1 SWTRG1 TRGSRC1<4:0> IRQEN0 PEND0 SWTRG0 TRGSRC0<4:0>														0000	
ADCPC1	030C	IRQEN1         PEND1         SWTRG1         TRGSRC1<4:0>           -         -         -         -         -         -         IRQEN0         PEND0         SWTRG0         TRGSRC0<4:0>           SWTRD1         -         -         -         -         -         IRQEN0         PEND0         SWTRG0         TRGSRC0<4:0>													0000			
ADCBUF0	0320								ADC Da	ata Buffer 0								xxxx
ADCBUF1	0322								ADC Da	ata Buffer 1								xxxx
ADCBUF2	0324								ADC Da	ata Buffer 2								xxxx
ADCBUF3	0326								ADC Da	ata Buffer 3								xxxx
ADCBUF4	0328								ADC Da	ata Buffer 4								xxxx
ADCBUF5	032A								ADC Da	ata Buffer 5								xxxx
Legend:	x = un	known valu	ue on Rese	et, — = unim	plemented, re	ead as '0'.	Reset values	are show	vn in hexa	decimal.								

dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04

### TABLE 4-27: HIGH-SPEED 10-BIT ADC REGISTER MAP FOR dsPIC33FJ06GS202 DEVICES ONLY

			•. ===			••••		••••••										
SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADCON	0300	ADON	—	ADSIDL	SLOWCLK	-	GSWTRG	_	FORM	EIE	ORDER	SEQSAMP	ASYNCSAMP	—	A	DCS<2:0;	>	0003
ADPCFG	0302	_	_	_	_	_	_	_	_	_	_	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
ADSTAT	0306	_	_	_	_	_	_	_	_	_	P6RDY	_	—	_	P2RDY	P1RDY	<b>P0RDY</b>	0000
ADBASE	0308	ADBASE<15:1> —													0000			
ADCPC0	030A	IRQEN1															0000	
ADCPC1	030C	_															0000	
ADCPC3	0310	_														0000		
ADCBUF0	0320								ADC Da	ata Buffer 0								xxxx
ADCBUF1	0322								ADC Da	ata Buffer 1								xxxx
ADCBUF2	0324								ADC Da	ata Buffer 2								xxxx
ADCBUF3	0326								ADC Da	ata Buffer 3								xxxx
ADCBUF4	0328								ADC Da	ata Buffer 4								xxxx
ADCBUF5	032A								ADC Da	ata Buffer 5								xxxx
ADCBUF12	0338								ADC Da	ta Buffer 12	2							xxxx
ADCBUF13	033A								ADC Da	ita Buffer13								xxxx
			_															

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-28: HIGH-SPEED 10-BIT ADC REGISTER MAP FOR dsPIC33FJ16GS402/404 DEVICES ONLY

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADCON	0300	ADON	—	ADSIDL	SLOWCLK	—	GSWTRG	_	FORM	EIE	ORDER	SEQSAMP	ASYNCSAMP	_	A	DCS<2:0	>	0003
ADPCFG	0302	_	_	_	_	_	_	_	_	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
ADSTAT	0306	—	_	_	_	_	_	_	_	_	_	_	_	P3RDY	P2RDY	P1RDY	PORDY	0000
ADBASE	0308		ADBASE<15:1> -													0000		
ADCPC0	030A	IRQEN1															0000	
ADCPC1	030C	IRQEN3	RQEN3 PEND3 SWTRG3 TRGSRC3<4:0> IRQEN2 PEND2 SWTRG2 TRGSRC2<4:0>													0000		
ADCBUF0	0320		IRQEN3     PEND3     SWTRG3     TRGSRC3<4:0>     IRQEN2     PEND2     SWTRG2     TRGSRC2<4:0>       ADC Data Buffer 0														xxxx	
ADCBUF1	0322								ADC Dat	a Buffer 1								xxxx
ADCBUF2	0324								ADC Dat	a Buffer 2								xxxx
ADCBUF3	0326								ADC Dat	a Buffer 3								xxxx
ADCBUF4	0328								ADC Dat	a Buffer 4								xxxx
ADCBUF5	032A								ADC Dat	a Buffer 5								xxxx
ADCBUF6	032C								ADC Dat	a Buffer 6								xxxx
ADCBUF7	032E		ADC Data Buffer 6 ADC Data Buffer 7													xxxx		

<b>TABLE 4-29:</b>	HIGH-SPEED 10-BIT ADC REGISTER MAP FOR dsPIC33FJ16GS502 DEVICES ONLY
--------------------	--

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADCON	0300	ADON	_	ADSIDL	SLOWCLK		GSWTRG	_	FORM	EIE	ORDER	SEQSAMP	ASYNCSAMP	_	А	DCS<2:0:	>	0003
ADPCFG	0302			_	_	_	_	_	_	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
ADSTAT	0306	_	_	—	_	_	_	—			P6RDY	—	_	P3RDY	P2RDY	P1RDY	PORDY	0000
ADBASE	0308							А	DBASE<	15:1>							—	0000
ADCPC0	030A	IRQEN1	PEND1	SWTRG1		TRG	SRC1<4:0>			IRQEN0	PEND0	SWTRG0		TRGS	RC0<4:0>			0000
ADCPC1	030C	IRQEN3																0000
ADCPC3	0310															0000		
ADCBUF0	0320	IRQEN6         PEND6         SWTRG6         TRGSRC6<4:0>           ADC Data Buffer 0																xxxx
ADCBUF1	0322								ADC D	ata Buffer 1								xxxx
ADCBUF2	0324								ADC D	ata Buffer 2								xxxx
ADCBUF3	0326								ADC D	ata Buffer 3								xxxx
ADCBUF4	0328								ADC D	ata Buffer 4								xxxx
ADCBUF5	032A								ADC D	ata Buffer 5								xxxx
ADCBUF6	032C								ADC D	ata Buffer 6								xxxx
ADCBUF7	032E								ADC D	ata Buffer 7								xxxx
ADCBUF12	0338								ADC Da	ta Buffer 12	2							xxxx
ADCBUF13	033A								ADC Da	ta Buffer 13	3							xxxx

# TABLE 4-30: HIGH-SPEED 10-BIT ADC REGISTER MAP FOR dsPIC33FJ16GS504 DEVICES ONLY

	FR ddr	Bit 15	D:: 44															
			Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADCON 03	300	ADON	_	ADSIDL	SLOWCLK	-	GSWTRG	_	FORM	EIE	ORDER	SEQSAMP	ASYNCSAMP	_	A	DCS<2:0>	>	0003
ADPCFG 03	302	_	_	_	—	PCFG11	PCFG10	PCFG9	PCFG8	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
ADSTAT 03	306	_	_	_	—	_	_	_	—	—	P6RDY	P5RDY	P4RDY	P3RDY	P2RDY	P1RDY	PORDY	0000
ADBASE 03	308							A	DBASE<1	5:1>							_	0000
ADCPC0 03	30A I	IRQEN1	PEND1	SWTRG1		TRG	SRC1<4:0>			IRQEN0	PEND0	SWTRG0		TRGS	RC0<4:0>			0000
ADCPC1 03	30C	IRQEN3	PEND3	SWTRG3		TRG	SRC3<4:0>			IRQEN2	PEND2	SWTRG2		TRGS	RC2<4:0>			0000
ADCPC2 03	30E	IRQEN5	PEND5	SWTRG5		TRG	SRC5<4:0>			IRQEN4	PEND4	SWTRG4		TRGS	RC4<4:0>			0000
ADCPC3 03	310	_		_	_			_	-	IRQEN6	PEND6	SWTRG6		TRGS	RC6<4:0>			0000
ADCBUF0 03	320	ADC Data Buffer 0														xxxx		
ADCBUF1 03	322	ADC Data Buile 0 ADC Data Buile 0 ADC Data Buile 0													xxxx			
ADCBUF2 03	324								ADC Da	ata Buffer 2								xxxx
ADCBUF3 03	326								ADC Da	ata Buffer 3								xxxx
ADCBUF4 03	328								ADC Da	ata Buffer 4								xxxx
ADCBUF5 03	32A								ADC Da	ata Buffer 5								xxxx
ADCBUF6 03	32C								ADC Da	ata Buffer 6								xxxx
ADCBUF7 03	32E								ADC Da	ata Buffer 7								xxxx
ADCBUF8 03	330								ADC Da	ata Buffer 8								xxxx
ADCBUF9 03	332								ADC Da	ata Buffer 9								xxxx
ADCBUF10 03	334								ADC Da	ta Buffer 10								xxxx
ADCBUF11 03	336								ADC Da	ta Buffer 11								xxxx
ADCBUF12 03	338								ADC Da	ta Buffer 12								xxxx
ADCBUF13 03	33A								ADC Da	ta Buffer 13								xxxx

# TABLE 4-31: ANALOG COMPARATOR CONTROL REGISTER MAP FOR dsPIC33FJ06GS202 DEVICES ONLY

File Name	ADR	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CMPCON1	0540	CMPON	_	CMPSIDL	—	_	_	_	DACOE	INSEL	<1:0>	EXTREF	_	CMPSTAT	_	CMPPOL	RANGE	0000
CMPDAC1	0542	_		_	—	_	_					CMRE	F<9:0>					0000
CMPCON2	0544	CMPON		CMPSIDL	—	_	_	– DACOE INSEL<1:0> EXTREF – CMPSTAT – CMPPOL RANGE							0000			
CMPDAC2	0546	—	_	-	—	_	_	CMREF<9:0>										0000

# TABLE 4-32: ANALOG COMPARATOR CONTROL REGISTER MAP dsPIC33FJ16GS502/504 DEVICES ONLY

File Name	ADR	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CMPCON1	0540	CMPON	—	CMPSIDL	—	_	—	—	DACOE	INSEL	.<1:0>	EXTREF	_	CMPSTAT	_	CMPPOL	RANGE	0000
CMPDAC1	0542	_	-	_	_	_	_	CMREF<9:0>								0000		
CMPCON2	0544	CMPON	-	CMPSIDL	_	_	_	_	DACOE	INSEL	<1:0>	EXTREF	_	CMPSTAT	_	CMPPOL	RANGE	0000
CMPDAC2	0546	_	-	_	_	_	_					CMREI	F<9:0>					0000
CMPCON3	0548	CMPON	-	CMPSIDL	_	_	_	_	DACOE	INSEL	<1:0>	EXTREF	_	CMPSTAT	_	CMPPOL	RANGE	0000
CMPDAC3	054A	_	-	_	_	_	_					CMREI	F<9:0>					0000
CMPCON4	054C	CMPON	-	CMPSIDL	_	_	_	_	DACOE	INSEL	<1:0>	EXTREF	_	CMPSTAT	_	CMPPOL	RANGE	0000
CMPDAC4	054E	_	-	_	_	_	_	CMREF<9:0>									0000	

# TABLE 4-33: PERIPHERAL PIN SELECT INPUT REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPINR0	0680	_	—			INT1R<5	5:0>			—		-	_		_	—	—	3F00
RPINR1	0682	_	_	_	_	_	_	—	—	_	_			INT2R	<5:0>			003F
RPINR2	0684	_	—			T1CKR<	5:0>			—	_	_	_	—	_	_	—	0000
RPINR3	0686	_	—			T3CKR<	5:0>			—	_			T2CKR	<5:0>			3F3F
RPINR7	068E	_	—			IC2R<5	:0>			—	_			IC1R<	<5:0>			3F3F
RPINR11	0696	_	—	_	—	—		—	—	—	_			OCFAR	<5:0>			3F3F
RPINR18	06A4	_	—			U1CTSR<	<5:0>			—	_			U1RXR	<5:0>			003F
RPINR20	06A8	_	—			SCK1R<	5:0>			—	_			SDI1R	<5:0>			3F3F
RPINR21	06AA	_	—	_	—	—		—	—	—	_			SS1R-	<5:0>			0000
RPINR29	06BA	_	—			FLT1R<	5:0>			—	_	_	_	—	_	_	—	3F00
RPINR30	06BC	_	—			FLT3R<	5:0>			—	_			FLT2R	<5:0>			3F3F
RPINR31	06BE	_	—			FLT5R<	5:0>			—	_			FLT4R	<5:0>			3F3F
RPINR32	06C0	_	—			FLT7R<	5:0>			—	_			FLT6R	<5:0>			3F3F
RPINR33	06C2					SYNCI1R-	<5:0>				_			FLT8R	<5:0>			3F3F
RPINR34	06C4	_	—	_	—	—		—	—	—	_			SYNCI2	R<5:0>			3F3F

nd: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-34: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR dsPIC33FJ06GS101

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPOR0	06D0		_			RP1	R<5:0>			—	—			RP0F	R<5:0>			0000
RPOR1	06D2	_	_			RP3	R<5:0>			_	_			RP2F	R<5:0>			0000
RPOR2	06D4	_	_			RP5	R<5:0>			_	_			RP4F	R<5:0>			0000
RPOR3	06D6	_	_			RP7	R<5:0>			_	_			RP6F	R<5:0>			0000
RPOR16	06F0	_	_			RP3	3<5:0>				_			RP32	2<5:0>			0000
RPOR17	06F2	_	_			RP3	5<5:0>				_			RP34	1<5:0>			0000

		AND de	sPIC33	FJ16GS	502													
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPOR0	06D0	—	—			RP1	R<5:0>			—	—			RP0R-	<5:0>			0000
RPOR1	06D2	_	_			RP3	R<5:0>			—	_			RP2R-	<5:0>			0000
RPOR2	06D4	_	_			RP5	R<5:0>			—	_			RP4R-	<5:0>			0000
RPOR3	06D6	_	_			RP7	R<5:0>			—	—			RP6R-	<5:0>			0000
RPOR4	06D8	_	_			RP9	R<5:0>			—	_			RP8R-	<5:0>			0000
RPOR5	06DA	—	_			RP1	1R<5:0>			—	—			RP10R	<5:0>			0000
RPOR6	06DC	_	_			RP1	3R<5:0>			—	_			RP12R	<5:0>			0000
RPOR7	06DE	—	_			RP1	5R<5:0>			—	—			RP14R	<5:0>			0000
RPOR16	06F0	_	_			RP3	3<5:0>			—	—			RP32	<5:0>			0000
RPOR17	06F2	_	_			RP3	85<5:0>			_	_			RP34	<5:0>			0000

# TABLE 4-35: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR dsPIC33FJ06GS102, dsPIC33FJ06GS202, dsPIC33FJ16GS402 AND dsPIC33FJ16GS502 AND dsPIC33FJ16GS502

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### TABLE 4-36: PERIPHERAL PIN SELECT OUTPUT REGISTER MAP FOR dsPIC33FJ16GS404 AND dsPIC33FJ16GS504

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPOR0	06D0	_	—			RP1	R<5:0>			—	—			RP0R	<5:0>			0000
RPOR1	06D2	_	_			RP3	3R<5:0>			_	_			RP2R	<5:0>			0000
RPOR2	06D4	_	_			RP5	5R<5:0>			_	_			RP4R	<5:0>			0000
RPOR3	06D6	_	_			RP7	′R<5:0>			_	_			RP6R	<5:0>			0000
RPOR4	06D8	_	_			RPS	)R<5:0>			_	_			RP8R	<5:0>			0000
RPOR5	06DA		_			RP1	1R<5:0>			_	_			RP10F	R<5:0>			0000
RPOR6	06DC		_			RP1	3R<5:0>			_	_			RP12F	₹<5:0>			0000
RPOR7	06DE	_	_			RP1	5R<5:0>			_	_			RP14F	₹<5:0>			0000
RPOR8	06E0		_			RP1	7R<5:0>			_	_			RP16F	₹<5:0>			0000
RPOR9	06E2	_	_			RP1	9R<5:0>			_	_			RP18	₹<5:0>			0000
RPOR10	06E4	_	_			RP2	1R<5:0>			_	_			RP20F	₹<5:0>			0000
RPOR11	06E6	_	_			RP2	3R<5:0>			_	_			RP22F	₹<5:0>			0000
RPOR12	06E8	_	_			RP2	5R<5:0>			_	_			RP24F	₹<5:0>			0000
RPOR13	06EA	_	_			RP2	7R<5:0>			_	_			RP26F	₹<5:0>			0000
RPOR14	06EC	_	_			RP2	9R<5:0>			_	_			RP28	₹<5:0>			0000
RPOR16	06F0		_			RP3	33<5:0>			_	—			RP32	<5:0>			0000
RPOR17	06F2		_			RP3	35<5:0>			_	_			RP34	<5:0>			0000

dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04

DS70318F-page 67

Legend:

#### TABLE 4-37: PORTA REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	02C0	_	_	-	_	_	_	_		_		—	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	001F
PORTA	02C2	_	_	_	_	_	_	_	_	_	_	—	RA4	RA3	RA2	RA1	RA0	xxxx
LATA	02C4	_	_	-	_	_	_	_	_	_	—	_	LATA4	LATA3	LATA2	LATA1	LATA0	0000
ODCA	02C6	-	_	—			_	_	_			—	ODCA4	ODCA3	-		_	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-38: PORTB REGISTER MAP FOR dsPIC33FJ06GS101

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	02C8	_	_		_	_		_	_	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	OOFF
PORTB	02CA	—	_	_	_	_	_			RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx
LATB	02CC	—	-			_				LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	0000
ODCB	02CE	—	-			_				ODCB7	ODCB6		ODCB4				_	0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

# TABLE 4-39:PORTB REGISTER MAP FOR dsPIC33FJ06GS102, dsPIC33FJ06GS202, dsPIC33FJ16GS402, dsPIC33FJ16GS404,<br/>dsPIC33FJ16GS502 AND dsPIC33FJ16GS504

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	02C8	TRISB15	TRISB14	TRISB13	TRISB12	TRISB11	TRISB10	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	FFFF
PORTB	02CA	RB15	RB14	RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx
LATB	02CC	LATB15	LATB14	LATB13	LATB12	LATB11	LATB10	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	0000
ODCB	02CE	ODCB15	ODCB14	ODCB13	ODCB12	ODCB11	—	_	ODCB8	ODCB7	ODCB6	_	ODCB4 <sup>(1)</sup>	_	_	_	_	0000

Legend: x = unknown value on Reset, -- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This bit is not available on dsPIC33FJ06GS202/502 devices.

## TABLE 4-40: PORTC REGISTER MAP FOR dsPIC33FJ16GS404 AND dsPIC33FJ16GS504

	FR ame	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRI	SC	02D0	_		TRISC13	TRISC12	TRISC11	TRISC10	TRISC9	TRISC8	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	3FFF
POF	RTC	02D2	_	_	RC13	RC12	RC11	RC10	RC9	RC8	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx
LAT	C	02D4	_	_	LATC13	LATC12	LATC11	LATC10	LATC9	LATC8	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	0000
OD	20	02D6	_	_	ODCC13	ODCC12	ODCC11	_	_	ODCC8	ODCC7	ODCC6	ODCC5	ODCC4	ODCC3		_	ODCC0	0000

#### TABLE 4-41: SYSTEM CONTROL REGISTER MAP

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RCON	0740	TRAPR	IOPUWR	—	—	—	_	СМ	VREGS	EXTR	SWR	SWDTEN	WDTO	SLEEP	IDLE	BOR	POR	<sub>xxxx</sub> (1)
OSCCON	0742	_	(	COSC<2:0>		—	Ν	IOSC<2	:0>	CLKLOCK	IOLOCK	LOCK	—	CF	—		OSWEN	<sub>0300</sub> (2)
CLKDIV	0744	ROI	I	DOZE<2:0>									3040					
PLLFBD	0746		—	_	—	_	Ι	_				PL	LDIV<8:0>	•				0030
REFOCON	074E	ROON	_	ROSSLP	ROSEL		RODI	/<3:0>		_	_	_	_	_	_	_	—	0000
OSCTUN	0748	—	—	—	—	_		—	—	—	—			TUN∢	<5:0>		_	0000
ACLKCON	0750	ENAPLL	APLLCK	SELACLK	_	_	APS	STSCLR	<2:0>	ASRCSEL	FRCSEL	-	_	_		_	—	2300

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: The RCON register Reset values are dependent on type of Reset.

2: The OSCCON register Reset values are dependent on the FOSC Configuration bits and on type of Reset.

#### TABLE 4-42: NVM REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NVMCON	0760	WR	WREN	WRERR	—	—	—		—		ERASE				NVMOF	<b>~</b> 3:0>		0000 <b>(1)</b>
NVMKEY	0766	-		_	_	_	_		_				NVMKE	Y<7:0>				0000

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Reset value shown is for POR only. Value on other Reset states is dependent on the state of memory write or erase operations at the time of Reset.

#### TABLE 4-43: PMD REGISTER MAP FOR dsPIC33FJ06GS101 DEVICES ONLY

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770	_	—	_	T2MD	T1MD	_	PWMMD	_	I2C1MD	_	U1MD	—	SPI1MD	_	—	ADCMD	0000
PMD2	0772		-	_	_	_	_	IC2MD	IC1MD	_	—		_	_	_	OC2MD	OC1MD	0000
PMD3	0774	-	-	_	—	—	CMPMD	_	_	_	—		_	—	_	—	—	0000
PMD4	0776	_	_	_	-	—	_	_	_	_	_	_	—	REFOMD	_	—	-	0000
PMD6	077A	_	_	_		PWM4MD			PWM1MD			_	—	—		_		0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-44: PMD REGISTER MAP FOR dsPIC33FJ06GS102 DEVICES ONLY

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770	_	—	_	T2MD	T1MD	_	PWMMD	—	I2C1MD	_	U1MD	—	SPI1MD	_	—	ADCMD	0000
PMD2	0772	_	_	_	_	_	_	IC2MD	IC1MD	-	_	—	_	-	_	OC2MD	OC1MD	0000
PMD3	0774	_	_	_	_	_	CMPMD	-	_	_		—	_	_		_	—	0000
PMD4	0776	_	_	_	_	—	_	_	—	_	—	—	_	REFOMD	—	_	—	0000
PMD6	077A	—	_	_	_		_	PWM2MD	PWM1MD	—	_	_	_	_	_	_	—	0000

# TABLE 4-45: PMD REGISTER MAP FOR dsPIC33FJ06GS202 DEVICES ONLY

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770	_			T2MD	T1MD	_	PWMMD	_	I2C1MD	_	U1MD		SPI1MD	—	-	ADCMD	0000
PMD2	0772			_	_	_	_	_	IC1MD	_	_	_	_	_	—	_	OC1MD	0000
PMD3	0774			_	_	_	CMPMD	_	_	_	_	_	_	_	—	_	_	0000
PMD4	0776			_	_	_	_	_	_	_	_	_	_	REFOMD	—	_	_	0000
PMD6	077A			_	_	_	_	PWM2MD	PWM1MD	_	_	_	_	_	—	_	_	0000
PMD7	077C		-	_	_	_	_	CMP2MD	CMP1MD	-	_	_	_	-	_	_	—	0000

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

#### TABLE 4-46: PMD REGISTER MAP FOR dsPIC33FJ16GS402 AND dsPIC33FJ16GS404 DEVICES ONLY

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770	_	—	T3MD	T2MD	T1MD	_	PWMMD	_	I2C1MD		U1MD		SPI1MD	_	_	ADCMD	0000
PMD2	0772	_	_	_	_	_	_	IC2MD	IC1MD	_	_	_	_	_		OC2MD	OC1MD	0000
PMD3	0774	_	_	_	_	_	_	_	_	_	_	_	_	_		_	_	0000
PMD4	0776	_	_	_	_	_	_	_	_	_	_	_	_	REFOMD	-	_	_	0000
PMD6	077A	_	_	_	—	_	PWM3MD	PWM2MD	PWM1MD	_	_	—	_	_	_	_	_	0000
PMD7	077C	_	_	_	—	—	_	_	_	_	_	—	_	_	_	_	_	0000

Legend: x = unknown value on Reset, -- = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### TABLE 4-47: PMD REGISTER MAP FOR dsPIC33FJ16GS502 AND dsPIC33FJ16GS504 DEVICES ONLY

SFR Name	SFR Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770	_	—	T3MD	T2MD	T1MD		PWMMD		I2C1MD	_	U1MD	_	SPI1MD	_		ADCMD	0000
PMD2	0772	_	_	_		_	_	IC2MD	IC1MD	_	_	_	_	_	_	OC2MD	OC1MD	0000
PMD3	0774	-	—	_			CMPMD					_	-		_		—	0000
PMD4	0776	-	—	_								_	-	REFOMD	_		—	0000
PMD6	077A	_	_	_		PWM4MD	PWM3MD	PWM2MD	PWM1MD	_	_	_	_	_	_		—	0000
PMD7	077C	_	—	_		CMP4MD	CMP3MD	CMP2MD	CMP1MD	_	_	_	_		_		_	0000

### 4.2.6 SOFTWARE STACK

In addition to its use as a working register, the W15 register in the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 devices is also used as a software Stack Pointer. The Stack Pointer always points to the first available free word and grows from lower to higher addresses. It predecrements for stack pops and post-increments for stack pushes, as shown in Figure 4-6. For a PC push during any CALL instruction, the MSb of the PC is zero-extended before the push, ensuring that the MSb is always clear.


Note:	A PC push during exception processing
	concatenates the SRL register to the MSb
	of the PC prior to the push.


The Stack Pointer Limit register (SPLIM) associated with the Stack Pointer sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to '0' because all stack operations must be word-aligned.

Whenever an EA is generated using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal and a push operation is performed, a stack error trap will not occur. The stack error trap will occur on a subsequent push operation. For example, to cause a stack error trap when the stack grows beyond address 0x1000 in RAM, initialize the SPLIM with the value 0x0FFE.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0x0800. This prevents the stack from interfering with the Special Function Register (SFR) space.

A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.





### 4.3 Instruction Addressing Modes

The addressing modes shown in Table 4-48 form the basis of the addressing modes optimized to support the specific features of individual instructions. The addressing modes provided in the MAC class of instructions differ from those in the other instruction types.

#### 4.3.1 FILE REGISTER INSTRUCTIONS

Most file register instructions use a 13-bit address field (f) to directly address data present in the first 8192 bytes of data memory (near data space). Most file register instructions employ a working register, W0, which is denoted as WREG in these instructions. The destination is typically either the same file register or WREG (with the exception of the MUL instruction), which writes the result to a register or register pair. The MOV instruction allows additional flexibility and can access the entire data space.

#### 4.3.2 MCU INSTRUCTIONS

The three-operand MCU instructions are of the form:

Operand 3 = Operand 1 <function> Operand 2

where, Operand 1 is always a working register (that is, the addressing mode can only be register direct), which is referred to as Wb. Operand 2 can be a W register, fetched from data memory, or a 5-bit literal. The result location can be either a W register or a data memory location. The following addressing modes are supported by MCU instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-Modified
- Register Indirect Pre-Modified
- 5-bit or 10-bit Literal

Note: Not all instructions support all the addressing modes given above. Individual instructions can support different subsets of these addressing modes.

Addressing Mode	Description
File Register Direct	The address of the file register is specified explicitly.
Register Direct	The contents of a register are accessed directly.
Register Indirect	The contents of Wn forms the Effective Address (EA).
Register Indirect Post-Modified	The contents of Wn forms the EA. Wn is post-modified (incremented or decremented) by a constant value.
Register Indirect Pre-Modified	Wn is pre-modified (incremented or decremented) by a signed constant value to form the EA.
Register Indirect with Register Offset (Register Indexed)	The sum of Wn and Wb forms the EA.
Register Indirect with Literal Offset	The sum of Wn and a literal forms the EA.

## TABLE 4-48: FUNDAMENTAL ADDRESSING MODES SUPPORTED

#### 4.3.3 MOVE AND ACCUMULATOR INSTRUCTIONS

Move instructions and the DSP accumulator class of instructions to provide a greater addressing flexibility than other instructions. In addition to the addressing modes supported by most MCU instructions, move and accumulator instructions also support Register Indirect with Register Offset Addressing mode, also referred to as Register Indexed mode.

Note:	For the MOV instructions, the addressing
	mode specified in the instruction can differ
	for the source and destination EA.
	However, the 4-bit Wb (register offset)
	field is shared by both source and
	destination (but typically only used by
	one).

In summary, the following addressing modes are supported by move and accumulator instructions:

- Register Direct
- Register Indirect
- Register Indirect Post-modified
- Register Indirect Pre-modified
- Register Indirect with Register Offset (Indexed)
- Register Indirect with Literal Offset
- 8-bit Literal
- 16-bit Literal

Note: Not all instructions support all the addressing modes given above. Individual instructions may support different subsets of these addressing modes.

## 4.3.4 MAC INSTRUCTIONS

The dual source operand DSP instructions (CLR, ED, EDAC, MAC, MPY, MPY. N, MOVSAC and MSC), also referred to as MAC instructions, use a simplified set of addressing modes to allow the user application to effectively manipulate the data pointers through register indirect tables.

The two-source operand prefetch registers must be members of the set {W8, W9, W10, W11}. For data reads, W8 and W9 are always directed to the X RAGU, and W10 and W11 are always directed to the Y AGU. The effective addresses generated (before and after modification) must, therefore, be valid addresses within X data space for W8 and W9 and Y data space for W10 and W11.

Note: Register Indirect with Register Offset Addressing mode is available only for W9 (in X space) and W11 (in Y space).

In summary, the following addressing modes are supported by the MAC class of instructions:

- Register Indirect
- Register Indirect Post-Modified by 2
- Register Indirect Post-Modified by 4
- Register Indirect Post-Modified by 6
- Register Indirect with Register Offset (Indexed)

#### 4.3.5 OTHER INSTRUCTIONS

Besides the addressing modes outlined previously, some instructions use literal constants of various sizes. For example, BRA (branch) instructions use 16-bit signed literals to specify the branch destination directly, whereas the DISI instruction uses a 14-bit unsigned literal field. In some instructions, such as ADD Acc, the source of an operand or result is implied by the opcode itself. Certain operations, such as NOP, do not have any operands.

### 4.4 Modulo Addressing

Modulo Addressing mode is a method used to provide an automated means to support circular data buffers using hardware. The objective is to remove the need for software to perform data address boundary checks when executing tightly looped code, as is typical in many DSP algorithms.

Modulo Addressing can operate in either data or program space (since the data pointer mechanism is essentially the same for both). One circular buffer can be supported in each of the X (which also provides the pointers into program space) and Y data spaces. Modulo Addressing can operate on any W register pointer. However, it is not advisable to use W14 or W15 for Modulo Addressing since these two registers are used as the Stack Frame Pointer and Stack Pointer, respectively.

In general, any particular circular buffer can be configured to operate in only one direction as there are certain restrictions on the buffer start address (for incrementing buffers), or end address (for decrementing buffers), based upon the direction of the buffer.

The only exception to the usage restrictions is for buffers that have a power-of-two length. As these buffers satisfy the start and end address criteria, they can operate in a bidirectional mode (that is, address boundary checks are performed on both the lower and upper address boundaries).

#### 4.4.1 START AND END ADDRESS

The Modulo Addressing scheme requires that a starting and ending address be specified and loaded into the 16-bit Modulo Buffer Address registers: XMODSRT, XMODEND, YMODSRT and YMODEND (see Table 4-1).

Note:	Υ	space	Modulo	Addressing	EA
	cal	culations	assume	word-sized	data
	(LS	Sb of every	y EA is alw	/ays clear).	

The length of a circular buffer is not directly specified. It is determined by the difference between the corresponding start and end addresses. The maximum possible length of the circular buffer is 32K words (64 Kbytes).

#### 4.4.2 W ADDRESS REGISTER SELECTION

The Modulo and Bit-Reversed Addressing Control register, MODCON<15:0>, contains enable flags as well as a W register field to specify the W Address registers. The XWM and YWM fields select the registers that will operate with Modulo Addressing:

- If XWM = 15, X RAGU and X WAGU Modulo Addressing is disabled.
- If YWM = 15, Y AGU Modulo Addressing is disabled.

The X Address Space Pointer W register (XWM), to which Modulo Addressing is to be applied, is stored in MODCON<3:0> (see Table 4-1). Modulo Addressing is enabled for X data space when XWM is set to any value other than '15' and the XMODEN bit is set at MODCON<15>.

The Y Address Space Pointer W register (YWM) to which Modulo Addressing is to be applied is stored in MODCON<7:4>. Modulo Addressing is enabled for Y data space when YWM is set to any value other than '15' and the YMODEN bit is set at MODCON<14>.

#### FIGURE 4-7: MODULO ADDRESSING OPERATION EXAMPLE

Byte Address		MOV MOV MOV	#0x1100, W0 W0, XMODSRT #0x1163, W0	;set modulo start address
0x1100		MOV MOV	W0, MODEND #0x8001, W0	;set modulo end address
		MOV	W0, MODCON	;enable W1, X AGU for modulo
		MOV	#0x0000, W0	;W0 holds buffer fill value
	♥ ( )	MOV	#0x1110, W1	;point W1 to buffer
0x1163		DO MOV AGAIN:	WO, [W1++]	;fill the 50 buffer locations ;fill the next location ;increment the fill value
E	Start Addr = 0x1100 End Addr = 0x1163 Length = 0x0032 words			

#### 4.4.3 MODULO ADDRESSING APPLICABILITY

Modulo Addressing can be applied to the Effective Address (EA) calculation associated with any W register. Address boundaries check for addresses equal to:

- The upper boundary addresses for incrementing buffers
- The lower boundary addresses for decrementing buffers

The address boundaries check for addresses less than or greater than the upper (for incrementing buffers) and lower (for decrementing buffers) boundary addresses (not just equal to). Address changes can, therefore, jump beyond boundaries and still be adjusted correctly.

Note: The modulo corrected effective address is written back to the register only when Pre-Modify or Post-Modify Addressing mode is used to compute the effective address. When an address offset (such as [W7 + W2]) is used, Modulo Addressing correction is performed but the contents of the register remain unchanged.

# 4.5 Bit-Reversed Addressing

Bit-Reversed Addressing mode is intended to simplify data re-ordering for radix-2 FFT algorithms. It is supported by the X AGU for data writes only.

The modifier, which can be a constant value or register contents, is regarded as having its bit order reversed. The address source and destination are kept in normal order. Thus, the only operand requiring reversal is the modifier.

# 4.5.1 BIT-REVERSED ADDRESSING IMPLEMENTATION

Bit-Reversed Addressing mode is enabled in any of these situations:

- BWM bits (W register selection) in the MODCON register are any value other than 15 (the stack cannot be accessed using Bit-Reversed Addressing)
- The BREN bit is set in the XBREV register
- The addressing mode used is Register Indirect with Pre-Increment or Post-Increment

If the length of a bit-reversed buffer is  $M = 2^N$  bytes, the last 'N' bits of the data buffer start address must be zeros.


XB<14:0> is the Bit-Reversed Address modifier, or 'pivot point,' which is typically a constant. In the case of an FFT computation, its value is equal to half of the FFT data buffer size.

Note: All bit-reversed EA calculations assume word-sized data (LSb of every EA is always clear). The XB value is scaled accordingly to generate compatible (byte) addresses.

When enabled, Bit-Reversed Addressing is executed only for Register Indirect with Pre-Increment or Post-Increment Addressing and word-sized data writes. It will not function for any other addressing mode or for byte-sized data, and normal addresses are generated instead. When Bit-Reversed Addressing is active, the W Address Pointer is always added to the address modifier (XB), and the offset associated with the Register Indirect Addressing mode is ignored. In addition, as word-sized data is a requirement, the LSb of the EA is ignored (and always clear).

Note: Modulo Addressing and Bit-Reversed Addressing should not be enabled together. If an application attempts to do so, Bit-Reversed Addressing will assume priority when active for the X WAGU and X WAGU; Modulo Addressing will be disabled. However, Modulo Addressing will continue to function in the X RAGU.

If Bit-Reversed Addressing has already been enabled by setting the BREN (XBREV<15>) bit, a write to the XBREV register should not be immediately followed by an indirect read operation using the W register that has been designated as the Bit-Reversed Pointer.



### TABLE 4-49: BIT-REVERSED ADDRESS SEQUENCE (16-ENTRY)

Normal Address			Bit-Reversed Address				ldress		
A3	A2	A1	A0	Decimal	A3	A2	A1	A0	Decimal
0	0	0	0	0	0	0	0	0	0
0	0	0	1	1	1	0	0	0	8
0	0	1	0	2	0	1	0	0	4
0	0	1	1	3	1	1	0	0	12
0	1	0	0	4	0	0	1	0	2
0	1	0	1	5	1	0	1	0	10
0	1	1	0	6	0	1	1	0	6
0	1	1	1	7	1	1	1	0	14
1	0	0	0	8	0	0	0	1	1
1	0	0	1	9	1	0	0	1	9
1	0	1	0	10	0	1	0	1	5
1	0	1	1	11	1	1	0	1	13
1	1	0	0	12	0	0	1	1	3
1	1	0	1	13	1	0	1	1	11
1	1	1	0	14	0	1	1	1	7
1	1	1	1	15	1	1	1	1	15

### 4.6 Interfacing Program and Data Memory Spaces

The dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/ X04 architecture uses a 24-bit-wide program space and a 16-bit-wide data space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the dsPIC33FJ06GS101/ X02 and dsPIC33FJ16GSX02/X04 architecture provides two methods by which program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the data space (Program Space Visibility)

Table instructions allow an application to read or write to small areas of the program memory. This capability makes the method ideal for accessing data tables that need to be updated periodically. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look ups from a large table of static data. The application can only access the least significant word of the program word.

### 4.6.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Page register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the Most Significant bit of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).


For remapping operations, the 8-bit Program Space Visibility Register (PSVPAG) is used to define a 16K word page in the program space. When the Most Significant bit of the EA is '1', PSVPAG is concatenated with the lower 15 bits of the EA to form a 23-bit program space address. Unlike table operations, this limits remapping operations strictly to the user memory area.

Table 4-50 and Figure 4-9 show how the program EA is created for table operations and remapping accesses from the data EA. Here, P<23:0> refers to a program space word, and D<15:0> refers to a data space word.

#### TABLE 4-50: PROGRAM SPACE ADDRESS CONSTRUCTION

A	Access	Program Space Address						
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>		
Instruction Access	User	0 PC<22:1>				0		
(Code Execution)		0xx xxxx xxxx xxxx xxx0						
TBLRD/TBLWT	User	TBLPAG<7:0>			Data EA<15:0>			
(Byte/Word Read/Write)		0xxx xxxx xxxx xxxx xxxx						
	Configuration	TBLPAG<7:0>		Data EA<15:0>				
		1xxx xxxx xxxx			xxxx xxxx xxxx			
Program Space Visibility	User	0 PSVPAG<7		G<7:0> Data EA<14:0> <sup>(1)</sup>		0>(1)		
(Block Remap/Read)		0	0 xxxx xxxx		xxx xxxx xxxx xxxx			

**Note 1:** Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.



- **Note 1:** The Least Significant bit (LSb) of program space addresses is always fixed as '0' to maintain word alignment of data in the program and data spaces.
  - 2: Table operations are not required to be word-aligned. Table read operations are permitted in the configuration memory space.

#### 4.6.2 DATA ACCESS FROM PROGRAM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program space without going through data space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two 16-bit wide word address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space that contains the least significant data word. TBLRDH and TBLWTH access the space that contains the upper data byte.


Two table instructions are provided to move byte or word-sized (16-bit) data to and from program space. Both function as either byte or word operations.

- TBLRDL (Table Read Low):
  - In Word mode, this instruction maps the lower word of the program space location (P<15:0>) to a data address (D<15:0>).

- In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when byte select is '1'; the lower byte is selected when it is '0'.
- TBLRDH (Table Read High):
  - In Word mode, this instruction maps the entire upper word of a program address (P<23:16>) to a data address. Note that D<15:8>, the 'phantom byte', will always be '0'.
  - In Byte mode, this instruction maps the upper or lower byte of the program word to D<7:0> of the data address, in the TBLRDL instruction. The data is always '0' when the upper 'phantom' byte is selected (Byte Select = 1).

Similarly, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are explained in Section 5.0 "Flash Program Memory".

For all table operations, the area of program memory space to be accessed is determined by the Table Page register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.



### FIGURE 4-10: ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS

#### 4.6.3 READING DATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into any 16K word page of the program space. This option provides transparent access to stored constant data from the data space without the need to use special instructions (such as TBLRDL/H).

Program space access through the data space occurs if the Most Significant bit of the data space EA is '1' and program space visibility is enabled by setting the PSV bit in the Core Control register (CORCON<2>). The location of the program memory space to be mapped into the data space is determined by the Program Space Visibility Page register (PSVPAG). This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, PSVPAG functions as the upper 8 bits of the program memory address, with the 15 bits of the EA functioning as the lower bits. By incrementing the PC by 2 for each program memory word, the lower 15 bits of data space addresses directly map to the lower 15 bits in the corresponding program space addresses.

Data reads to this area add a cycle to the instruction being executed, since two program memory fetches are required.

Although each data space address 8000h and higher maps directly into a corresponding program memory address (see Figure 4-11), only the lower 16 bits of the

24-bit program word are used to contain the data. The upper 8 bits of any program space location used as data should be programmed with '1111 1111' or '0000 0000' to force a NOP. This prevents possible issues should the area of code ever be accidentally executed.


# Note: PSV access is temporarily disabled during table reads/writes.

For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV. D instructions require one instruction cycle in addition to the specified execution time. All other instructions require two instruction cycles in addition to the specified execution time.

For operations that use PSV, and are executed inside a REPEAT loop, these instances require two instruction cycles in addition to the specified execution time of the instruction:

- Execution in the first iteration
- · Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the REPEAT loop will allow the instruction using PSV to access data, to execute in a single cycle.



### FIGURE 4-11: PROGRAM SPACE VISIBILITY OPERATION

NOTES:

### 5.0 FLASH PROGRAM MEMORY

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 5. "Flash Programming" (DS70191) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip weh site (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/ X04 devices contain internal Flash program memory for storing and executing application code. The memory is readable, writable and erasable during normal operation over the entire VDD range.

Flash memory can be programmed in two ways:

- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) programming capability
- Run-Time Self-Programming (RTSP)

ICSP allows a dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 device to be serially programmed while in the end application circuit. This is done with two lines for programming clock and programming data (one of the alternate programming pin pairs: PGECx/PGEDx, and three other lines for

power (VDD), ground (VSS) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the digital signal controller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

RTSP is accomplished using TBLRD (table read) and TBLWT (table write) instructions. With RTSP, the user application can write program memory data, either in blocks or 'rows' of 64 instructions (192 bytes) at a time, or a single program memory word, and erase program memory in blocks or 'pages' of 512 instructions (1536 bytes) at a time.


### 5.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the table read and table write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using bits<7:0> of the TBLPAG register and the Effective Address (EA) from a W register specified in the table instruction, as shown in Figure 5-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.

#### FIGURE 5-1: ADDRESSING FOR TABLE REGISTERS



### 5.2 RTSP Operation

The dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/ X04 Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user application to erase a page of memory, which consists of eight rows (512 instructions) at a time, and to program one row or one word at a time. Table 24-12 shows typical erase and programming times. The 8-row erase pages and single row write rows are edge-aligned from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.

The program memory implements holding buffers that can contain 64 instructions of programming data. Prior to the actual programming operation, the write data must be loaded into the buffers sequentially. The instruction words loaded must always be from a group of 64 boundary.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register. A total of 64 TBLWTL and TBLWTH instructions are required to load the instructions.

All of the table write operations are single-word writes (two instruction cycles) because only the buffers are written. A programming cycle is required for programming each row.

## 5.3 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. The processor stalls (waits) until the programming operation is finished.

The programming time depends on the FRC accuracy (see Table 24-20) and the value of the FRC Oscillator Tuning register (see Register 8-4). Use the following formula to calculate the minimum and maximum values for the Row Write Time, Page Erase Time, and Word Write Cycle Time parameters (see Table 24-12).

#### EQUATION 5-1: PROGRAMMING TIME

$$\frac{T}{7.37 \ MHz \times (FRC \ Accuracy)\% \times (FRC \ Tuning)\%}$$

For example, if the device is operating at +125°C, the FRC accuracy will be  $\pm$ 5%. If the TUN<5:0> bits (see Register 8-4) are set to `b111111, the minimum row write time is equal to Equation 5-2.

# EQUATION 5-2: MINIMUM ROW WRITE TIME

$$T_{RW} = \frac{11064 \ Cycles}{7.37 \ MHz \times (1 + 0.05) \times (1 - 0.00375)} = 1.435 ms$$

The maximum row write time is equal to Equation 5-3.

# EQUATION 5-3: MAXIMUM ROW WRITE TIME

$$T_{RW} = \frac{11064 \ Cycles}{7.37 \ MHz \times (1 - 0.05) \times (1 - 0.00375)} = 1.586 ms$$

Setting the WR bit (NVMCON<15>) starts the operation, and the WR bit is automatically cleared when the operation is finished.

# 5.4 Control Registers

Two SFRs are used to read and write the program Flash memory: NVMCON and NVMKEY.

The NVMCON register (Register 5-1) controls which blocks are to be erased, which memory type is to be programmed and the start of the programming cycle.

NVMKEY is a write-only register that is used for write protection. To start a programming or erase sequence, the user application must consecutively write 0x55 and 0xAA to the NVMKEY register. Refer to **Section 5.3 "Programming Operations"** for further details.

REGISTER	S-1: NVMCO	N: FLASH N		ONTROL RE	GISTER			
R/SO-0 <sup>(1)</sup>	) R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	U-0	U-0	U-0	U-0	U-0	
WR	WREN	WRERR	_	—				
bit 15							bit 8	
	(1)			(1)	(1)	(1)	(1)	
U-0	R/W-0 <sup>(1)</sup>	U-0	U-0	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	
	ERASE	—			NVMOF	P<3:0> <sup>(2)</sup>	1 % 0	
bit 7							bit 0	
Legend:		SO = Settat	ole Only bit					
R = Readab	ole bit	W = Writabl	e bit	U = Unimplei	mented bit, read	d as '0'		
-n = Value a	at POR	'1' = Bit is s	et	'0' = Bit is cle	ared	x = Bit is unkr	iown	
bit 15	<ul> <li>bit 15 WR: Write Control bit</li> <li>1 = Initiates a Flash memory program or erase operation. The operation is self-timed and the bit is cleared by hardware once operation is complete.</li> <li>0 = Program or erase operation is complete and inactive</li> </ul>							
bit 14	WREN: Write E 1 = Enable Fla 0 = Inhibit Flas	ish program/e						
bit 13	WRERR: Write	Sequence Er	ror Flag bit					
	1 = An improp automatica 0 = The progra	ally on any set	attempt of th	ne WR bit)		on has occurre	ed (bit is set	
bit 12-7	Unimplemente	ed: Read as 'O	)'					
bit 6	ERASE: Erase	/Program Ena	ble bit					
	1 = Perform th 0 = Perform th							
bit 5-4	Unimplemente	ed: Read as 'O	)'					
bit 3-0	If ERASE = 1:           1111 = Memori           1101 = Erase g           0011 = No ope           0010 = Memori           0000 = Erase a           If ERASE = 0:           1111 = No ope           101 = No ope           0000 = Erase a           0010 = No ope           0011 = No ope           0011 = No ope           0011 = No ope           0011 = No ope           0010 = No ope           0001 = Memori	1111 = Memory bulk erase operation1101 = Erase general segment0011 = No operation0010 = Memory page erase operation0001 = No operation0000 = Erase a single Configuration register byte						
	<ul> <li>0001 = Memory row program operation</li> <li>0000 = Program a single Configuration register byte</li> <li>These bits can only be Reset on POR.</li> <li>All other combinations of NVMOP&lt;3:0&gt; are unimplemented.</li> </ul>							

#### 

REGISTER 3-					EGISTER		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—		—	
bit 15							bit 8
W-0	W-0	W-0	W-0	W-0	W-0	W-0	W-0
			NVMK	EY<7:0>			
bit 7							bit 0
Legend:							
R = Readable b	oit	W = Writable I	oit	U = Unimplem	nented bit, rea	d as '0'	
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown

# REGISTER 5-2: NVMKEY: NONVOLATILE MEMORY KEY REGISTER

bit 15-8 Unimplemented: Read as '0'

bit 7-0 **NVMKEY<7:0>:** Key Register bits (write-only)

#### 5.4.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

One row of program Flash memory can be programmed at a time. To achieve this, it is necessary to erase the 8-row erase page that contains the desired row. The general process is:

- 1. Read eight rows of program memory (512 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase the block (see Example 5-1):
  - a) Set the NVMOP<3:0> bits (NVMCON<3:0>) to '0010' to configure for block erase. Set the ERASE (NVMCON<6>) and WREN (NVMCON<14>) bits.
  - b) Write the starting address of the page to be erased into the TBLPAG and W registers.
  - c) Write 0x55 to NVMKEY.
  - d) Write 0xAA to NVMKEY.
  - e) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

- 4. Write the first 64 instructions from data RAM into the program memory buffers (see Example 5-2).
- 5. Write the program block to Flash memory:
  - a) Set the NVMOP<3:0> bits to '0001' to configure for row programming. Clear the ERASE bit and set the WREN bit.
  - b) Write 0x55 to the NVMKEY register.
  - c) Write 0xAA to the NVMKEY register.
  - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.
- Repeat steps 4 and 5, using the next available 64 instructions from the block in data RAM by incrementing the value in the TBLPAG register, until all 512 instructions are written back to Flash memory.

For protection against accidental operations, the write initiate sequence for the NVMKEY register must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user application must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPs, as shown in Example 5-3.

#### EXAMPLE 5-1: ERASING A PROGRAM MEMORY PAGE

; Set up NVMCON for block erase	e operation
MOV #0x4042, W0	i
MOV W0, NVMCON	; Initialize NVMCON
; Init pointer to row to be ERA	ASED
MOV #tblpage(PROG_AD	DDR), WO ;
MOV W0, TBLPAG	; Initialize PM Page Boundary SFR
MOV #tbloffset(PROG_	_ADDR), W0 ; Initialize in-page EA[15:0] pointer
TBLWTL W0, [W0]	; Set base address of erase block
DISI #5	; Block all interrupts with priority <7
	; for next 5 instructions
MOV #0x55, W0	
MOV W0, NVMKEY	; Write the 55 key
MOV #0xAA, W1	;
MOV W1, NVMKEY	; Write the AA key
BSET NVMCON, #WR	; Start the erase sequence
NOP	; Insert two NOPs after the erase
NOP	; command is asserted

#### EXAMPLE 5-2: LOADING THE WRITE BUFFERS

;	Set up NVMCO	N for row programming	operations
	MOV	#0x4001, W0	;
	MOV	W0, NVMCON	; Initialize NVMCON
;	Set up a poir	nter to the first prog	ram memory location to be written
;	program memo	ry selected, and write	s enabled
	MOV	#0x0000, W0	;
	MOV	W0, TBLPAG	; Initialize PM Page Boundary SFR
	MOV	#0x6000, W0	; An example program memory address
;	Perform the	TBLWT instructions to	write the latches
;	0th_program_	word	
	MOV	#LOW_WORD_0, W2	;
	MOV	<pre>#HIGH_BYTE_0, W3</pre>	;
	TBLWTL	W2, [W0]	; Write PM low word into program latch
	TBLWTH	W3, [W0++]	; Write PM high byte into program latch
;	lst_program_	word	
	MOV	#LOW_WORD_1, W2	;
	MOV	#HIGH_BYTE_1, W3	i
	TBLWTL	W2, [W0]	; Write PM low word into program latch
	TBLWTH	W3, [W0++]	; Write PM high byte into program latch
;			
		#LOW_WORD_2, W2	;
		#HIGH_BYTE_2, W3	;
		W2, [W0]	; Write PM low word into program latch
	TBLWTH	W3, [W0++]	; Write PM high byte into program latch
	•		
	•		
	•		
;	63rd_program		
	MOV	#LOW_WORD_31, W2	;
		#HIGH_BYTE_31, W3	;
		W2, [W0]	; Write PM low word into program latch
	TBLŴTH	W3, [W0++]	; Write PM high byte into program latch

#### EXAMPLE 5-3: INITIATING A PROGRAMMING SEQUENCE

DISI	#5	; Block all interrupts with priority <7
		; for next 5 instructions
MOV	#0x55, W0	
MOV	W0, NVMKEY	; Write the 55 key
MOV	#0xAA, W1	;
MOV	W1, NVMKEY	; Write the AA key
BSET	NVMCON, #WR	; Start the erase sequence
NOP		; Insert two NOPs after the
NOP		; erase command is asserted

### 6.0 RESETS

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 8. "Reset" (DS70192) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- POR: Power-on Reset
- BOR: Brown-out Reset
- MCLR: Master Clear Pin Reset
- SWR: Software RESET Instruction
- WDTO: Watchdog Timer Reset
- CM: Configuration Mismatch Reset
- TRAPR: Trap Conflict Reset
- IOPUWR: Illegal Condition Device Reset
  - Illegal Opcode Reset
  - Uninitialized W Register Reset
  - Security Reset

#### FIGURE 6-1: RESET SYSTEM BLOCK DIAGRAM

A simplified block diagram of the Reset module is shown in Figure 6-1.

Any active source of reset will make the SYSRST signal active. On system Reset, some of the registers associated with the CPU and peripherals are forced to a known Reset state and some are unaffected.


Note: Refer to the specific peripheral section or Section 3.0 "CPU" of this data sheet for register Reset states.

All types of device Reset sets a corresponding status bit in the RCON register to indicate the type of Reset (see Register 6-1).

A POR clears all the bits, except for the POR bit (RCON<0>), that are set. The user application can set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software does not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this manual.

**Note:** The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset is meaningful.



REGISTER 6	-1: RCON	I: RESET CO	NTROL REC	GISTER <sup>(1)</sup>			
R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
TRAPR	IOPUWR	—		—	_	СМ	VREGS
bit 15						·	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1
EXTR	SWR	SWDTEN <sup>(2)</sup>	WDTO	SLEEP	IDLE	BOR	POR
bit 7	ount	ONDIEN	WBTO	<u>ULLI</u>	IDEE	Dorr	bit (
Legend:							
R = Readable	bit	W = Writable I	oit	U = Unimpler	nented bit, read	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unk	nown
bit 15	TRAPR: Trap	Reset Flag bit					
	1 = A Trap C	onflict Reset ha onflict Reset ha	s occurred	d			
bit 14	-	egal Opcode or			et Flag bit		
	1 = An illega	al opcode detection Pointer caused	ction, an illeg		-	lized W registe	er used as ar
		l opcode or unir		eset has not o	courred		
bit 13-10	-	ted: Read as '(					
bit 9	•	ration Mismatch					
	1 = A Configu	uration Mismatc uration Mismatc	h Reset has				
bit 8	0	age Regulator S					
Sit 0		egulator is activ	-				
	•	egulator goes in	•	•	ер		
bit 7	EXTR: Extern	nal Reset Pin (	ICLR) bit				
		Clear (pin) Res Clear (pin) Res					
bit 6		are Reset Flag (					
	1 = A reset	instruction has instruction has	been execute	ed			
bit 5		oftware Enable/					
	1 = WDT is e						
	0 = WDT is d						
bit 4	WDTO: Watc	hdog Timer Tim	ne-out Flag bi	t			
		e-out has occur e-out has not oc					
bit 3	SLEEP: Wak	e-up from Sleep	o Flag bit				
		as been in Slee as not been in S					
bit 2		up from Idle Fla	-				
		as in Idle mode					
	0 = Device w	as not in Idle m	ode				
		atus bits can be	set or cleare	d in software. S	etting one of th	nese bits in soft	ware does not
cau	use a device Re	eset.					

# REGISTER 6-1: RCON: RESET CONTROL REGISTER<sup>(1)</sup>

cause a device Reset.

2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

# **REGISTER 6-1: RCON: RESET CONTROL REGISTER<sup>(1)</sup> (CONTINUED)**

- bit 1
   BOR: Brown-out Reset Flag bit

   1 = A Brown-out Reset has occurred

   0 = A Brown-out Reset has not occurred

   bit 0
   POR: Power-on Reset Flag bit
  - 1 = A Power-up Reset has occurred
  - 0 = A Power-up Reset has not occurred
- **Note 1:** All of the Reset status bits can be set or cleared in software. Setting one of these bits in software does not cause a device Reset.
  - 2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

#### 6.1 System Reset

The dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/ X04 families of devices have two types of Reset:

- Cold Reset
- Warm Reset

A cold Reset is the result of a Power-on Reset (POR) or a Brown-out Reset (BOR). On a cold Reset, the FNOSC Configuration bits in the FOSC Configuration register select the device clock source.

TABLE 6-1: OSCILLA	FOR DELAY			
Oscillator Mode	Oscillator Startup Delay	Oscillator Startup Timer	PLL Lock Time	Total Delay
FRC, FRCDIV16, FRCDIVN	Toscd <sup>(1)</sup>	_	_	Toscd <sup>(1)</sup>
FRCPLL	Toscd <sup>(1)</sup>	—	ТLОСК <sup>(3)</sup>	Toscd + Tlock <sup>(1,3)</sup>
XT	Toscd <sup>(1)</sup>	Tost(2)	—	Toscd + Tost <sup>(1,2)</sup>
HS	Toscd <sup>(1)</sup>	Tost <sup>(2)</sup>	—	Toscd + Tost <sup>(1,2)</sup>
EC	—	—	—	—
XTPLL	Toscd <sup>(1)</sup>	Tost <sup>(2)</sup>	Т <sub>LOCK</sub> (3)	Toscd + Tost + Tlock <sup>(1,2,3)</sup>
HSPLL	Toscd <sup>(1)</sup>	Tost <sup>(2)</sup>	Тьоск <sup>(3)</sup>	Toscd + Tost + Tlock <sup>(1,2,3)</sup>
ECPLL	—	—	ТLОСК <sup>(3)</sup>	ТLОСК <sup>(3)</sup>
LPRC	Toscd <sup>(1)</sup>	—	—	Toscd <sup>(1)</sup>

#### 


A warm Reset is the result of all the other Reset sources, including the RESET instruction. On warm Reset, the device will continue to operate from the current clock source as indicated by the Current Oscillator Selection (COSC<2:0>) bits in the Oscillator Control (OSCCON<14:12>) register.

The device is kept in a Reset state until the system power supplies have stabilized at appropriate levels and the oscillator clock is ready. The sequence in which this occurs is detailed in Figure 6-2.

TOSCD = Oscillator start-up delay (1.1 µs max for FRC, 70 µs max for LPRC). Crystal oscillator start-up Note 1: times vary with crystal characteristics, load capacitance, etc.

2: TOST = Oscillator start-up timer delay (1024 oscillator clock period). For example, TOST = 102.4 µs for a 10 MHz crystal and TOST = 32 ms for a 32 kHz crystal.

3: TLOCK = PLL lock time (1.5 ms nominal) if PLL is enabled.



- priate level for full-speed operation. After the delay, TPWRT, ensures that the system power supplies have stabilized at the appropriate level for full-speed operation. After the delay, TPWRT has elapsed and the SYSRST becomes inactive, which in turn, enables the selected oscillator to start generating clock cycles.
- 4: Oscillator Delay: The total delay for the clock to be ready for various clock source selections is given in Table 6-1. Refer to Section 8.0 "Oscillator Configuration" for more information.
- 5: When the oscillator clock is ready, the processor begins execution from location 0x000000. The user application programs a GOTO instruction at the Reset address, which redirects program execution to the appropriate start-up routine.
- 6: If the Fail-Safe Clock Monitor (FSCM) is enabled, it begins to monitor the system clock when the system clock is ready and the delay, TFSCM, has elapsed.

Symbol	Parameter	Value				
VPOR	POR threshold	1.8V nominal				
TPOR	POR extension time	30 µs maximum				
VBOR	BOR threshold	2.5V nominal				
TBOR	BOR extension time	100 µs maximum				
TPWRT	Programmable power-up time delay	0-128 ms nominal				
TFSCM	Fail-Safe Clock Monitor delay	900 μs maximum				

Note:	When the device exits the Reset
	condition (begins normal operation), the
	device operating parameters (voltage,
	frequency, temperature, etc.) must be
	within their operating ranges; otherwise,
	the device may not function correctly.
	The user application must ensure that
	the delay between the time power is first
	applied, and the time SYSRST becomes
	inactive, is long enough to get all
	operating parameters within specification.

### 6.2 Power-on Reset (POR)

A Power-on Reset (POR) circuit ensures the device is reset from power-on. The POR circuit is active until VDD crosses the VPOR threshold and the delay, TPOR, has elapsed. The delay, TPOR, ensures the internal device bias circuits become stable.

The device supply voltage characteristics must meet the specified starting voltage and rise rate requirements to generate the POR. Refer to Section 24.0 "Electrical Characteristics" for details.

The POR status (POR) bit in the Reset Control (RCON<0>) register is set to indicate the Power-on Reset.

# 6.2.1 Brown-out Reset (BOR) and Power-up Timer (PWRT)

The on-chip regulator has a Brown-out Reset (BOR) circuit that resets the device when the VDD is too low (VDD < VBOR) for proper device operation. The BOR circuit keeps the device in Reset until VDD crosses the


VBOR threshold and the delay, TBOR, has elapsed. The delay, TBOR, ensures the voltage regulator output becomes stable.

The BOR status (BOR) bit in the Reset Control (RCON<1>) register is set to indicate the Brown-out Reset.

The device will not run at full speed after a BOR as the VDD should rise to acceptable levels for full-speed operation. The PWRT provides power-up time delay (TPWRT) to ensure that the system power supplies have stabilized at the appropriate levels for full-speed operation before the SYSRST is released.

The power-up timer delay (TPWRT) is programmed by the Power-on Reset Timer Value Select (FPWRT<2:0>) bits in the POR Configuration (FPOR<2:0>) register, which provides eight settings (from 0 ms to 128 ms). Refer to Section 21.0 "Special Features" for further details.

Figure 6-3 shows the typical brown-out scenarios. The reset delay (TBOR + TPWRT) is initiated each time VDD rises above the VBOR trip point.



#### FIGURE 6-3: BROWN-OUT SITUATIONS

### 6.3 External Reset (EXTR)

The external Reset is generated by driving the MCLR pin low. The MCLR pin is a Schmitt trigger input with an additional glitch filter. Reset pulses that are longer than the minimum pulse width will generate a Reset. Refer to **Section 24.0** "Electrical Characteristics" for minimum pulse width specifications. The external Reset (MCLR) pin (EXTR) bit in the Reset Control (RCON) register is set to indicate the MCLR Reset.

#### 6.3.0.1 EXTERNAL SUPERVISORY CIRCUIT

Many systems have external supervisory circuits that generate Reset signals to reset multiple devices in the system. This external Reset signal can be directly connected to the MCLR pin to reset the device when the rest of system is reset.

#### 6.3.0.2 INTERNAL SUPERVISORY CIRCUIT

When using the internal power supervisory circuit to reset the device, the external Reset pin (MCLR) should be tied directly or resistively to VDD. In this case, the MCLR pin will not be used to generate a Reset. The external Reset pin (MCLR) does not have an internal pull-up and must not be left unconnected.

#### 6.4 Software RESET Instruction (SWR)

Whenever the RESET instruction is executed, the device will assert SYSRST, placing the device in a special Reset state. This Reset state will not re-initialize the clock. The clock source in effect prior to the RESET instruction will remain. SYSRST is released at the next instruction cycle and the Reset vector fetch will commence.

The Software Reset (SWR) flag (instruction) in the Reset Control (RCON<6>) register is set to indicate the software Reset.

### 6.5 Watchdog Time-out Reset (WDTO)

Whenever a Watchdog <u>time-out</u> occurs, the device will asynchronously assert SYSRST. The clock source will remain unchanged. A WDT time-out during Sleep or Idle mode will wake-up the processor, but will not reset the processor.

The Watchdog Timer Time-out (WDTO) flag in the Reset Control (RCON<4>) register is set to indicate the Watchdog Reset. Refer to **Section 21.4 "Watchdog Timer (WDT)"** for more information on Watchdog Reset.

### 6.6 Trap Conflict Reset

If a lower priority hard trap occurs while a higher priority trap is being processed, a hard Trap Conflict Reset occurs. The hard traps include exceptions of priority level 13 through level 15, inclusive. The address error (level 13) and oscillator error (level 14) traps fall into this category.

The Trap Reset (TRAPR) flag in the Reset Control (RCON<15>) register is set to indicate the Trap Conflict Reset. Refer to **Section 7.0 "Interrupt Controller"** for more information on Trap Conflict Resets.

### 6.7 Configuration Mismatch Reset

To maintain the integrity of the Peripheral Pin Select Control registers, they are constantly monitored with shadow registers in hardware. If an unexpected change in any of the registers occur (such as cell disturbances caused by ESD or other external events), a Configuration Mismatch Reset occurs.

The Configuration Mismatch (CM) flag in the Reset Control (RCON<9>) register is set to indicate the Configuration Mismatch Reset. Refer to Section 10.0 "I/O Ports" for more information on the Configuration Mismatch Reset.

**Note:** The Configuration Mismatch Reset feature and associated Reset flag are not available on all devices.

### 6.8 Illegal Condition Device Reset

An illegal condition device Reset occurs due to the following sources:

- Illegal Opcode Reset
- Uninitialized W Register Reset
- Security Reset

The Illegal Opcode or Uninitialized W Access Reset (IOPUWR) flag in the Reset Control (RCON<14>) register is set to indicate the illegal condition device Reset.

#### 6.8.1 ILLEGAL OPCODE RESET

A device Reset is generated if the device attempts to execute an illegal opcode value that is fetched from program memory.

The Illegal Opcode Reset function can prevent the device from executing program memory sections that are used to store constant data. To take advantage of the Illegal Opcode Reset, use only the lower 16 bits of each program memory section to store the data values. The upper 8 bits should be programmed with 3Fh, which is an illegal opcode value.

#### 6.8.2 UNINITIALIZED W REGISTER RESET

Any attempt to use the uninitialized W register as an Address Pointer will Reset the device. The W register array (with the exception of W15) is cleared during all Resets and is considered uninitialized until written to.

#### 6.8.3 SECURITY RESET

If a Program Flow Change (PFC) or Vector Flow Change (VFC) targets a restricted location in a protected segment (boot and secure segment), that operation will cause a Security Reset.

The PFC occurs when the program counter is reloaded as a result of a call, jump, computed jump, return, return from subroutine or other form of branch instruction. The VFC occurs when the program counter is reloaded with an interrupt or trap vector.

Refer to Section 21.8 "Code Protection and CodeGuard<sup>™</sup> Security" for more information on Security Reset.

## 6.9 Using the RCON Status Bits

The user application can read the Reset Control (RCON) register after any device Reset to determine the cause of the Reset.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset will be meaningful.

Table 6-3 provides a summary of the Reset flag bit operation.

Flag Bit	Set by:	Cleared by:
TRAPR (RCON<15>)	Trap conflict event	POR,BOR
IOPWR (RCON<14>)	Illegal opcode or uninitialized W register access or Security Reset	POR,BOR
<b>CM</b> (RCON<9>)	Configuration Mismatch	POR,BOR
EXTR (RCON<7>)	MCLR Reset	POR
SWR (RCON<6>)	RESET instruction	POR,BOR
WDTO (RCON<4>)	WDT time-out	PWRSAV instruction, CLRWDT instruction, POR,BOR
SLEEP (RCON<3>)	PWRSAV #SLEEP instruction	POR,BOR
IDLE (RCON<2>)	PWRSAV #IDLE instruction	POR,BOR
BOR (RCON<1>)	POR, BOR	—
POR (RCON<0>)	POR	—

### TABLE 6-3: RESET FLAG BIT OPERATION

Note: All Reset flag bits can be set or cleared by user software.

# 7.0 INTERRUPT CONTROLLER

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 41. "Interrupts (Part IV)" (DS70300) in the "dsPIC33F/ PIC24H Family Reference Manual", which is available on the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/ X04 interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 CPU. It has the following features:

- Up to eight processor exceptions and software traps
- Seven user-selectable priority levels
- Interrupt Vector Table (IVT) with up to 118 vectors
- A unique vector for each interrupt or exception source
- · Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- Fixed interrupt entry and return latencies

# 7.1 Interrupt Vector Table

The Interrupt Vector Table (IVT) is shown in Figure 7-1. The IVT resides in program memory, starting at location 000004h. The IVT contains 126 vectors, consisting of eight nonmaskable trap vectors, plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit-wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR). Interrupt vectors are prioritized in terms of their natural priority. This priority is linked to their position in the vector table. Lower addresses generally have a higher natural priority. For example, the interrupt associated with vector 0 will take priority over interrupts at any other vector address.

The dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/ X04 devices implement up to 35 unique interrupts and 4 non-maskable traps. These are summarized in Table 7-1.

#### 7.1.1 ALTERNATE INTERRUPT VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 7-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.


The AIVT supports debugging by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

# 7.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 device clears its registers in response to a Reset, which forces the PC to zero. The digital signal controller then begins program execution at location 0x000000. A GOTO instruction at the Reset address can redirect program execution to the appropriate start-up routine.

**Note:** Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.

# FIGURE 7-1: dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 INTERRUPT VECTOR TABLE



ABLE 7-1:	INTERR	UPT VECTORS		
Vector Number	Interrupt Request (IQR)	IVT Address	AIVT Address	Interrupt Source
		Highes	st Natural Order Priority	/
8	0	0x000014	0x000114	INT0 – External Interrupt 0
9	1	0x000016	0x000116	IC1 – Input Capture 1
10	2	0x000018	0x000118	OC1 – Output Compare 1
11	3	0x00001A	0x00011A	T1 – Timer1
12	4	0x00001C	0x00011C	Reserved
13	5	0x00001E	0x00011E	IC2 – Input Capture 2
14	6	0x000020	0x000120	OC2 – Output Compare 2
15	7	0x000022	0x000122	T2 – Timer2
16	8	0x000024	0x000124	T3 – Timer3
17	9	0x000026	0x000126	SPI1E – SPI1 Fault
18	10	0x000028	0x000128	SPI1 – SPI1 Transfer Done
19	11	0x00002A	0x00012A	U1RX – UART1 Receiver
20	12	0x00002C	0x00012C	U1TX – UART1 Transmitter
21	13	0x00002E	0x00012E	ADC – ADC Group Convert Done
22-23	14-15	0x000030-0x000032	0x000130-0x000132	Reserved
24	16	0x000034	0x000134	SI2C1 – I2C1 Slave Event
25	17	0x000036	0x000136	MI2C1 – I2C1 Master Event
26	18	0x000038	0x000138	CMP1 – Analog Comparator 1 Interrupt
27	19	0x00003A	0x00013A	CN – Input Change Notification Interrupt
28	20	0x00003C	0x00013C	INT1 – External Interrupt 1
29-36	21-28	0x00003E-0x00004C	0x00013E-0x00014C	Reserved
37	29	0x00004E	0x00014E	INT2 – External Interrupt 2
38-64	30-56	0x000050-0x000084	0x000150-0x000184	Reserved
65	57	0x000086	0x000186	PWM PSEM Special Event Match
66-72	58-64	0x000088-0x000094	0x000188-0x000194	Reserved
73	65	0x000096	0x000196	U1E – UART1 Error Interrupt
74-101	66-93	0x000098-0x0000CE	0x000198-0x0001CE	Reserved
102	94	0x0000D0	0x0001D0	PWM1 – PWM1 Interrupt
103	95	0x0000D2	0x0001D2	PWM2 – PWM2 Interrupt
104	96	0x0000D4	0x0001D4	PWM3 – PWM3 Interrupt
105	97	0x0000D6	0x0001D6	PWM4 – PWM4 Interrupt
106-110	98-102	0x0000D8-0x0000E0	0x0001D8-0x0001E0	Reserved
111	103	0x0000E2	0x00001E2	CMP2 – Analog Comparator 2
112	104	0x0000E4	0x0001E4	CMP3 – Analog Comparator 3
113	105	0x0000E6	0x0001E6	CMP4 – Analog Comparator 4
114-117	106-109	0x0000E8-0x0000EE	0x0001E8-0x0001EE	Reserved
118	110	0x0000F0	0x0001F0	ADC Pair 0 Convert Done
119	111	0x0000F2	0x0001F2	ADC Pair 1 Convert Done
120	112	0x0000F4	0x0001F4	ADC Pair 2 Convert Done
121	113	0x0000F6	0x0001F6	ADC Pair 3 Convert Done
122	114	0x0000F8	0x0001F8	ADC Pair 4 Convert Done
123	115	0x0000FA	0x0001FA	ADC Pair 5 Convert Done
124	116	0x0000FC	0x0001FC	ADC Pair 6 Convert Done
125	117	0x0000FE	0x0001FE	Reserved
0			t Natural Order Priority	

# TABLE 7-1: INTERRUPT VECTORS

#### 7.3 Interrupt Control and Status Registers

The dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/ X04 devices implement 27 registers for the interrupt controller:

- INTCON1
- INTCON2
- IFSx
- IECx
- IPCx
- INTTREG

#### 7.3.1 INTCON1 AND INTCON2

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table.

#### 7.3.2 IFSx

The IFSx registers maintain all of the interrupt request flags. Each source of interrupt has a status bit, which is set by the respective peripherals or external signal and is cleared via software.

#### 7.3.3 IECx

The IECx registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

#### 7.3.4 IPCx

The IPCx registers are used to set the Interrupt Priority Level for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels.

### 7.3.5 INTTREG

The INTTREG register contains the associated interrupt vector number and the new CPU Interrupt priority Level, which are latched into the Vector Number (VECNUM<6:0>) and Interrupt Level (ILR<3:0>) bit fields in the INTTREG register. The new Interrupt Priority Level is the priority of the pending interrupt.

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence that they are listed in Table 7-1. For example, the INT0 (External Interrupt 0) is shown as having vector number 8 and a natural order priority of 0. Thus, the INT0IF bit is found in IFS0<0>, the INT0IE bit is found in IEC0<0> and the INT0IP bits are found in the first position of IPC0 (IPC0<2:0>).

### 7.3.6 STATUS/CONTROL REGISTERS

Although they are not specifically part of the interrupt control hardware, two of the CPU Control registers contain bits that control interrupt functionality.

- The CPU STATUS register, SR, contains the IPL<2:0> bits (SR<7:5>). These bits indicate the current CPU interrupt Priority Level. The user can change the current CPU priority level by writing to the IPL bits.
- The CORCON register contains the IPL3 bit, which together with IPL<2:0>, indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

All Interrupt registers are described in Register 7-1 through Register 7-35 in the following pages.

<b>REGISTER 7-</b>	1: SR: C	PU STATUS I	REGISTER <sup>(1</sup>	)			
R-0	R-0	R/C-0	R/C-0	R-0	R/C-0	R -0	R/W-0
OA	OB	SA	SB	OAB	SAB	DA	DC
bit 15							bit 8
R/W-0 <sup>(3)</sup>	R/W-0 <sup>(3)</sup>	R/W-0 <sup>(3)</sup>	R-0	R/W-0	R/W-0	R/W-0	R/W-0
	IPL<2:0> <sup>(2)</sup>		RA	Ν	OV	Z	С
bit 7							bit 0
Legend:							
C = Clearable I	oit	R = Readable	bit	it U = Unimplemented bit, read as '0'			
S = Settable bit W = Writable b		bit	-n = Value at POR				
'1' = Bit is set $0'$ = Bit is cleared $x$ = Bit is unknown							

bit 7-5 IPL<2:0>: CPU Interrupt Priority Level Status bits<sup>(2)</sup> 111 = CPU Interrupt Priority Level is 7 (15), user interrupts disabled 110 = CPU Interrupt Priority Level is 6 (14) 101 = CPU Interrupt Priority Level is 5 (13) 100 = CPU Interrupt Priority Level is 4 (12) 011 = CPU Interrupt Priority Level is 3 (11) 010 = CPU Interrupt Priority Level is 2 (10) 001 = CPU Interrupt Priority Level is 1 (9) 000 = CPU Interrupt Priority Level is 0 (8)

**Note 1:** For complete register details, see Register 3-1.

- 2: The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU Interrupt Priority Level. The value in parentheses indicates the IPL if IPL<3> = 1. User interrupts are disabled when IPL<3> = 1.
- **3:** The IPL<2:0> status bits are read-only when NSTDIS (INTCON1<15>) = 1.

U-0	U-0	U-0	U-0	R/W-0	R-0	R-0	R-0
—	—	—	US	EDT		DL<2:0>	
bit 15							bit 8
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R/W-0	R/W-0	R/W-0
SATA	SATB	SATDW	ACCSAT	IPL3 <sup>(2)</sup>	PSV	RND	IF
bit 7							bit 0
Legend:		C = Clearable	e bit				
R = Readable bit W = Wr		W = Writable	bit	-n = Value at	POR	'1' = Bit is set	
0' = Bit is cleared 'x = Bit is unknown			nown	U = Unimplei	mented bit, rea	d as '0'	

### **REGISTER 7-2:** CORCON: CORE CONTROL REGISTER<sup>(1)</sup>

bit 3 IPL3: CPU Interrupt Priority Level Status bit 3<sup>(2)</sup> 1 = CPU Interrupt Priority Level is greater than 7 0 = CPU Interrupt Priority Level is 7 or less

**Note 1:** For complete register details, see Register 3-2.

2: The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU Interrupt Priority Level.

	-3: INTCC		UPICONTR	OL REGISTE	:R 1					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
NSTDIS	OVAERR	OVBERR	COVAERR	COVBERR	OVATE	OVBTE	COVTE			
bit 15							bit 8			
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0			
SFTACERR	DIV0ERR	_	MATHERR	ADDRERR	STKERR	OSCFAIL	_			
bit 7							bit 0			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimplem	ented bit, read	d as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown			
bit 15	NSTDIS: Inte	errupt Nesting [	)isahla hit							
bit 15		nesting is disat								
	•	nesting is enab								
bit 14	OVAERR: Ac	cumulator A O	verflow Trap F	lag bit						
		caused by ove								
hit 10		not caused by								
bit 13	<b>OVBERR:</b> Accumulator B Overflow Trap Flag bit 1 = Trap was caused by overflow of Accumulator B									
	I = Trap was caused by overflow of Accumulator B0 = Trap was not caused by overflow of Accumulator B									
bit 12	COVAERR: Accumulator A Catastrophic Overflow Trap Flag bit									
	<ul> <li>1 = Trap was caused by catastrophic overflow of Accumulator A</li> <li>0 = Trap was not caused by catastrophic overflow of Accumulator A</li> </ul>									
bit 11	COVBERR: Accumulator B Catastrophic Overflow Trap Flag bit									
		•	•	flow of Accumu						
bit 10	<ul> <li>0 = Trap was not caused by catastrophic overflow of Accumulator B</li> <li>OVATE: Accumulator A Overflow Trap Enable bit</li> </ul>									
	1 = Trap over 0 = Trap disa	rflow of Accum	ulator A							
bit 9	OVBTE: Accumulator B Overflow Trap Enable bit									
	1 = Trap over 0 = Trap disa	rflow of Accum	ulator B							
bit 8	COVTE: Catastrophic Overflow Trap Enable bit									
	1 = Trap on c 0 = Trap disa	-	erflow of Accur	mulator A or B e	enabled					
bit 7	SFTACERR:	Shift Accumula	ator Error Statu	us bit						
				ilid accumulator						
bit 6	DIV0ERR: Ar	DIV0ERR: Arithmetic Error Status bit								
		or trap was cau or trap was not	-	-						
bit 5	Unimplemen	nted: Read as '	0'							
bit 4	MATHERR: A	Arithmetic Erro	Status bit							
		or trap has occu or trap has not								
bit 3		Address Error								

### REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1

## REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1 (CONTINUED)

bit 2	STKERR: Stack Error Trap Status bit
	1 = Stack error trap has occurred
	0 = Stack error trap has not occurred
bit 1	OSCFAIL: Oscillator Failure Trap Status bit
	1 = Oscillator failure trap has occurred
	0 = Oscillator failure trap has not occurred
bit 0	Unimplemented: Read as '0'

© 2008-2012 Microchip Technology Inc.

R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0			
ALTIVT	DISI	_	_	_	_	_	_			
bit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
		—	_	—	INT2EP	INT1EP	INT0EP			
bit 7							bit C			
Legend:										
R = Readable	oit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'				
-n = Value at P	OR	'1' = Bit is set		0' = Bit is cleared x = Bit is unknown						
bit 15	ALTIVT: Enal	ALTIVT: Enable Alternate Interrupt Vector Table bit								
	1 = Use alternate vector table									
		dard (default) ve								
bit 14		nstruction Status								
	1 = DISI instruction is active 0 = DISI instruction is not active									
bit 13-3		nted: Read as '								
bit 2	-			t Polarity Selec	t hit					
Dit Z	INT2EP: External Interrupt 2 Edge Detect Polarity Select bit 1 = Interrupt on negative edge									
		on positive edg								
bit 1	INT1EP: External Interrupt 1 Edge Detect Polarity Select bit									
	1 = Interrupt on negative edge									
	0 = Interrupt	on positive edge	е							
bit 0		ernal Interrupt 0	0	t Polarity Selec	t bit					
		on negative ede								
	0 = Interrupt on positive edge									

REGISTER 7	7-5: IFS0: I	NTERRUPT	FLAG STAT	US REGISTE	ER 0						
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	—	ADIF	U1TXIF	U1RXIF	SPI1IF	SPI1EIF	T3IF				
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0				
T2IF	OC2IF	IC2IF	_	T1IF	OC1IF	IC1IF	INT0IF				
bit 7		1					bit (				
Legend:											
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'					
-n = Value at	POR	'1' = Bit is set	:	'0' = Bit is cle	ared	x = Bit is unkn	own				
bit 15-14	-	ted: Read as									
bit 13		-	-	Interrupt Flag S	status bit						
		request has oc request has no									
bit 12	-	RT1 Transmitte		g Status bit							
	•	request has oc									
	-	request has no									
bit 11		RT1 Receiver I		Status bit							
		request has oc request has no									
bit 10	-	Event Interrup		bit							
		request has oc	-								
	-	request has no									
bit 9		1 Fault Interru	-	bit							
		request has oc request has no									
bit 8	-	Interrupt Flag									
	1 = Interrupt request has occurred										
	0 = Interrupt request has not occurred										
bit 7		Interrupt Flag									
	<ol> <li>I = Interrupt request has occurred</li> <li>Interrupt request has not occurred</li> </ol>										
bit 6	-	-		upt Flag Status	bit						
	<b>OC2IF:</b> Output Compare Channel 2 Interrupt Flag Status bit 1 = Interrupt request has occurred										
		request has no									
bit 5	IC2IF: Input Capture Channel 2 Interrupt Flag Status bit										
		request has oc request has no									
bit 4	-	ited: Read as '									
bit 3	•	Interrupt Flag									
		request has oc									
	0 = Interrupt r	request has no	t occurred								
bit 2	-	-		upt Flag Status	bit						
		request has oc request has no									
	o – menupti										

#### DECISTED 7-5 IESO INTERDURT EL AC STATUS DECISTER A

### REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0 (CONTINUED)

- bit 1 IC1IF: Input Capture Channel 1 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred
- bit 0 **INTOIF:** External Interrupt 0 Flag Status bit
- 1 = Interrupt request has occurred
  - 0 = Interrupt request has not occurred

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0				
_		INT2IF	—	—	_	—	—				
bit 15							bit 8				
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
	—	—	INT1IF	CNIF	AC1IF	MI2C1IF	SI2C1IF				
bit 7							bit (				
Legend: R = Readab	lo bit	W = Writable	hit.	II – Unimplon	nented bit, rea	d oo 'O'					
-n = Value a		'1' = Bit is set		0 = 0 minipler		x = Bit is unki	2014/2				
-n = value a	IPOR	I = DILIS SEL			areu		IOWI				
bit 15-14	Unimplemen	ted: Read as '	0'								
bit 13	-	rnal Interrupt 2		it							
		1 = Interrupt request has occurred									
	0 = Interrupt	request has no	t occurred								
bit 12-5	Unimplemen	ted: Read as '	0'								
bit 4		rnal Interrupt 1	•	it							
		<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>									
bit 3		-		Elea Statua hit							
DIL S	•	CNIF: Input Change Notification Interrupt Flag Status bit									
		<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>									
bit 2	AC1IF: Analo	AC1IF: Analog Comparator 1 Interrupt Flag Status bit									
	1 = Interrupt	1 = Interrupt request has occurred									
	0 = Interrupt	request has no	t occurred								
bit 1		MI2C1IF: I2C1 Master Events Interrupt Flag Status bit									
		<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>									
<b>h</b> :4 O		•		. Chatua hit							
bit 0		1 Slave Events		J Status Dit							
	$\perp$ = interrupt	<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>									

<b>REGISTER 7-7</b>	': IFS3:	INTERRUPT I	FLAG STAT	US REGISTI	ER 3		
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0
—	_	—	—	_	—	PSEMIF	_
bit 15				·		•	bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown	
							nown

bit 15-10	Unimplemented: Read as '0'
bit 9	PSEMIF: PWM Special Event Match Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred

bit 8-0 Unimplemented: Read as '0'

#### REGISTER 7-8: IFS4: INTERRUPT FLAG STATUS REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0
	—	—		—	—	U1EIF	—
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR (1' = Bit is set			0' = Bit is cleared $x = E$		x = Bit is unkr	Bit is unknown	
bit 15-2	Unimplemented: Read as '0'						
bit 1	<b>U1EIF:</b> UART1 Error Interrupt Flag Status bit						

 1 = Interrupt request has occurred

 0 = Interrupt request has not occurred

bit 0 Unimplemented: Read as '0'

REGISTER 7-9: IFS5: INTERRUPT FLAG STATUS REGISTER 5							
R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0
PWM2IF	PWM1IF	—	—	_	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
		_		—	_	—	—
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			0' = Bit is cleared $x = Bit is$		x = Bit is unkr	nown	
bit 15	PWM2IF: PW	M2 Interrupt FI	ag Status bit				
	1 = Interrupt r	equest has occ	curred				

	0 = Interrupt request has not occurred
	0 = Interrupt request has not occurred
bit 14	<b>PWM1IF:</b> PWM1 Interrupt Flag Status bit
	<ol> <li>I = Interrupt request has occurred</li> </ol>
	0 = Interrupt request has not occurred
bit 13-0	Unimplemented: Read as '0'

R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
ADCP1IF	ADCP0IF		—		_	AC4IF	AC3IF
bit 15							bit 8
R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
AC2IF			_	_	_	PWM4IF	PWM3IF
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	oit	U = Unimpler	mented bit, rea	ad as '0'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 14 bit 13-10 bit 9 bit 8	ADCP0IF: AD 1 = Interrupt r 0 = Interrupt r Unimplement AC4IF: Analo 1 = Interrupt r 0 = Interrupt r AC3IF: Analo 1 = Interrupt r 0 = Interrupt r	request has not OC Pair 0 Conver- request has occ- request has not ted: Read as 'co- request has occ- request has not request has occ- request has occ- request has not request has not	ersion Done I curred occurred o' 4 Interrupt Fla curred occurred 3 Interrupt Fla curred occurred	ag Status bit ag Status bit	status bit		
bit 7	AC2IF: Analog Comparator 2 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred						
bit 6-2	Unimplemented: Read as '0'						
bit 1	<b>PWM4IF:</b> PWM4 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred						
bit 0	<b>PWM3IF:</b> PWM3 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred						

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	_	—		—	_	—	_
bit 15						·	bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—		—	ADCP6IF	ADCP5IF	ADCP4IF	ADCP3IF	ADCP2IF
bit 7							bit C
Legend:							
R = Readable bitW = Writable bitU = Unimplemented bit, read as '0						l as '0'	
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared		x = Bit is unknown		
bit 15-5	Unimplemen	ted: Read as '	0'				
bit 4				nterrupt Flag S	tatus bit		
		equest has oc					
hit 3		•		otorrunt Elaa S	tatus hit		
bit 3	ADCP5IF: AD	OC Pair 5 Conv	ersion Done I	nterrupt Flag S	tatus bit		
bit 3	ADCP5IF: AD	•	ersion Done li curred	nterrupt Flag S	tatus bit		
	ADCP5IF: AD 1 = Interrupt r 0 = Interrupt r	C Pair 5 Conv equest has oc equest has no	rersion Done I curred t occurred	nterrupt Flag S nterrupt Flag S			
	ADCP5IF: AD 1 = Interrupt r 0 = Interrupt r ADCP4IF: AD	C Pair 5 Conv equest has oc equest has no	ersion Done I curred t occurred rersion Done I				
	ADCP5IF: AD 1 = Interrupt r 0 = Interrupt r ADCP4IF: AD 1 = Interrupt r	C Pair 5 Conv equest has oc equest has no C Pair 4 Conv	ersion Done I curred t occurred rersion Done I curred				
bit 3 bit 2 bit 1	ADCP5IF: AD 1 = Interrupt r 0 = Interrupt r ADCP4IF: AD 1 = Interrupt r 0 = Interrupt r	C Pair 5 Conv equest has oc equest has no OC Pair 4 Conv equest has oc equest has no	rersion Done I curred t occurred rersion Done I curred t occurred		tatus bit		
bit 2	ADCP5IF: AD 1 = Interrupt r 0 = Interrupt r ADCP4IF: AD 1 = Interrupt r 0 = Interrupt r ADCP3IF: AD 1 = Interrupt r	C Pair 5 Conv equest has oc equest has no C Pair 4 Conv equest has oc equest has no C Pair 3 Conv equest has oc	ersion Done I curred t occurred ersion Done I curred t occurred ersion Done I curred	nterrupt Flag S	tatus bit		
bit 2 bit 1	ADCP5IF: AD 1 = Interrupt r 0 = Interrupt r ADCP4IF: AD 1 = Interrupt r 0 = Interrupt r ADCP3IF: AD 1 = Interrupt r 0 = Interrupt r	C Pair 5 Conv equest has oc equest has no OC Pair 4 Conv equest has oc equest has no OC Pair 3 Conv equest has oc equest has no	rersion Done In curred t occurred rersion Done In curred t occurred rersion Done In curred t occurred	nterrupt Flag S	tatus bit tatus bit		
bit 2	ADCP5IF: AC 1 = Interrupt r 0 = Interrupt r ADCP4IF: AC 1 = Interrupt r 0 = Interrupt r ADCP3IF: AC 1 = Interrupt r 0 = Interrupt r ADCP2IF: AC	C Pair 5 Conv equest has oc equest has no OC Pair 4 Conv equest has oc equest has no OC Pair 3 Conv equest has oc equest has no	rersion Done In curred t occurred rersion Done In curred t occurred rersion Done In curred t occurred rersion Done In	nterrupt Flag S	tatus bit tatus bit		

REGISTER	7-12: IEC0:	NTERRUPT	ENABLE C		GISTER 0		
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_		ADIE	U1TXIE	U1RXIE	SPI1IE	SPI1EIE	T3IE
bit 15							bit
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
T2IE	OC2IE	IC2IE	_	T1IE	OC1IE	IC1IE	INTOIE
bit 7		-					bit
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set	t	'0' = Bit is cle		x = Bit is unkn	own
bit 15-14	Unimplemen	<b>ted:</b> Read as '	0'				
bit 13	-	Conversion Co		int Enable bit			
2.4.10		equest enable	-				
		equest not ena					
bit 12	U1TXIE: UAR	T1 Transmitte	r Interrupt Ena	able bit			
		equest enable equest not ena					
bit 11	•	RT1 Receiver I		le bit			
	1 = Interrupt r	equest enable	d				
bit 10	•	equest not ena Event Interrup					
bit TO		equest enable					
		equest not en					
bit 9	SPI1EIE: SPI	1 Event Interru	upt Enable bit				
		equest enable equest not ena					
bit 8	T3IE: Timer3	Interrupt Enab	le bit				
		equest enable					
L:1 7	•	equest not en					
bit 7		Interrupt Enab					
		equest enable					
bit 6	OC2IE: Outpu	ut Compare Ch	nannel 2 Interr	upt Enable bit			
	1 = Interrupt r	equest enable equest not ena	d				
bit 5	•	Capture Chann		Enable bit			
	•	equest enable	•				
	0 = Interrupt r	equest not ena	abled				
bit 4	Unimplemen	ted: Read as '	0'				
bit 3		Interrupt Enab					
		equest enable equest not ena					
bit 2	OC1IE: Output	ut Compare Ch	nannel 1 Interr	upt Enable bit			
	-	equest enable					
	0 = Interrupt r	equest not ena	abled				

#### REGISTER 7-12: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0 (CONTINUED)

- bit 1 IC1IE: Input Capture Channel 1 Interrupt Enable bit
  - 1 = Interrupt request enabled
    - 0 = Interrupt request not enabled

bit 0 **INTOIE:** External Interrupt 0 Enable bit

- 1 = Interrupt request enabled
  - 0 = Interrupt request not enabled

REGISTER	7-13: IEC1: I	NTERRUPT	ENABLE C	ONTROL REG	GISTER 1		
U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
_	—	INT2IE	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—		—	INT1IE	CNIE	AC1IE	MI2C1IE	SI2C1IE
bit 7							bit 0
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-14	Unimplement	ted: Read as '	0'				
bit 13		nal Interrupt 2					
		equest enable					
6440 F	•	equest not ena					
bit 12-5 bit 4	•	ted: Read as '					
DIL 4		nal Interrupt 1 equest enable					
		equest enabled					
bit 3	•	hange Notifica		Enable bit			
	•	equest enable					
	0 = Interrupt r	equest not ena	bled				
bit 2		g Comparator	•	able bit			
		equest enable					
<b>L</b> 1 <b>A</b>	•	equest not ena					
bit 1		1 Master Even	•	hadle dit			
		equest enable equest not ena					
bit 0	-	1 Slave Events		ble bit			
		equest enable					
	0 = Interrupt r						

REGISTER 7-14: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3								
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0	
	—	—	_	—	—	PSEMIE	_	
bit 15				bit 8				
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—	—	—	—	
bit 7	pit 7					bit 0		
Legend:								
R = Readable I	bit	W = Writable B	oit	U = Unimpler	Unimplemented bit, read as '0'			
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own	

bit 15-10	Unimplemented: Read as '0'
bit 9	PSEMIE: PWM Special Event Match Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 8-0	Unimplemented: Read as '0'

### REGISTER 7-15: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4

	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
bit 15 bit 8	—				_	_		—
	bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0
—	—	—	-	—	—	U1EIE	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-2	Unimplemented: Read as '0'
bit 1	U1EIE: UART1 Error Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 0	Unimplemented: Read as '0'

REGISTER 7	-16: IEC5: I	NTERRUPT	ENABLE CO		GISTER 5		
R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0
PWM2IE	PWM1IE	—	_	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—					_	
bit 7	bit 7						bit 0
Legend:							
R = Readable	bit	W = Writable I	bit	U = Unimplemented bit, read as '0'			
-n = Value at F	-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			
bit 15	PWM2IE: PW	M2 Interrupt E	nable bit				
	1 = Interrupt r	equest is enab	led				
	0 = Interrupt r	equest is not e	nabled				
bit 14	PWM1IE: PW	M1 Interrupt E	nable bit				
	1 = Interrupt r	equest is enab	led				

- 0 = Interrupt request is not enabled
- bit 13-0 Unimplemented: Read as '0'

R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
ADCP1IE	ADCP0IE	_	—	—	_	AC4IE	AC3IE
bit 15							bit 8
R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
AC2IE						PWM4IE	PWM3IE
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, rea	ad as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	iown
bit 14 bit 13-10 bit 9 bit 8	0 = Interrupt of ADCPOIE: AI 1 = Interrupt of 0 = Interrupt of AC4IE: Analo 1 = Interrupt of AC3IE: Analo 1 = Interrupt of AC3IE: Analo 1 = Interrupt of AC3IE: Analo	request is enab request is not e ated: Read as ' og Comparator request is enab request is not e og Comparator request is enab	enabled version Done I bled enabled 4 Interrupt Er bled enabled 3 Interrupt Er bled		e bit		
bit 7	AC2IE: Analo	<ul> <li>0 = Interrupt request is not enabled</li> <li>AC2IE: Analog Comparator 2 Interrupt Enable bit</li> <li>1 = Interrupt request is enabled</li> <li>0 = Interrupt request is not enabled</li> </ul>					
bit 6-2	Unimplemen	ted: Read as '	0'				
bit 1	PWM4IE: PW	/M4 Interrupt E	nable bit				
		request is enat request is not e					
bit 0	1 = Interrupt i	/M3 Interrupt E request is enat request is not e	bled				

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_		—	—	—		—	—
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_			ADCP6IE	ADCP5IE	ADCP4IE	ADCP3IE	ADCP2IE
bit 7							bit 0
Legend:	1.5	\	1.14			(0)	
R = Readable bit     W = Writable bit     U = Unimplemented b							
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unknown		
bit 15-5	Unimplemen	ted: Read as '	o'				
bit 4	•			atornunt Enable	a hit		
DIL 4		equest is enab		nterrupt Enable			
	•	equest is enac					
bit 3	•	•		nterrupt Enable	e bit		
		equest is enab					
	0 = Interrupt r	equest is not e	enabled				
bit 2	ADCP4IE: AD	C Pair 4 Conv	version Done I	nterrupt Enable	e bit		
		equest is enab					
	•	equest is not e					
	ADCP3IE: ADC Pair 3 Conversion Done Interrupt Enable bit						
bit 1							
bit 1	1 = Interrupt r	equest is enab					
	1 = Interrupt r 0 = Interrupt r	equest is not e	enabled	atorrupt Epoble	o bit		
bit 1 bit 0	1 = Interrupt r 0 = Interrupt r ADCP2IE: AD	equest is not e	enabled version Done Ii	nterrupt Enable	e bit		

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
_		T1IP<2:0>		_		OC1IP<2:0>				
oit 15							bit			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
_		IC1IP<2:0>		_		INT0IP<2:0>				
bit 7							bit			
Legend:										
R = Readabl	e bit	W = Writable I	oit	U = Unimple	mented bit, rea	ad as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own			
bit 15	Unimpleme	nted: Read as '0	)'							
bit 14-12	T1IP<2:0>: <sup>-</sup>	Timer1 Interrupt	Priority bits							
	111 = Interrupt is priority 7 (highest priority interrupt)									
	•									
	•									
		upt is priority 1								
	000 = Interru	upt source is disa	abled							
bit 11	Unimplemented: Read as '0'									
bit 10-8	OC1IP<2:0>: Output Compare Channel 1 Interrupt Priority bits									
	111 = Interru	upt is priority 7 (h	nighest priorit	ty interrupt)						
	•									
	•									
		upt is priority 1								
		upt source is disa								
bit 7	-	nted: Read as '0								
bit 6-4		IC1IP<2:0>: Input Capture Channel 1 Interrupt Priority bits								
	111 = Interru	upt is priority 7 (h	highest priorit	ty interrupt)						
	•									
	•									
		upt is priority 1 upt source is disa	abled							
bit 3		nted: Read as '0								
bit 2-0	-	: External Interr		bits						
		upt is priority 7 (h								
	•			• •						
	•									
	• 001 = Interru	upt is priority 1								
		ipt source is disa								

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0						
—		T2IP<2:0>				OC2IP<2:0>							
bit 15							bit 8						
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0						
0-0	R/W-1	IC2IP<2:0>	R/W-U	0-0	0-0	0-0	0-0						
bit 7		10217<2.0>			_	_	bit (						
Legend:	la hit				manted hit rea	d oo 'O'							
R = Readab		W = Writable I	JIL	•	nented bit, rea								
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own						
bit 15	Unimpleme	nted: Read as '0	ı'										
bit 14-12	-	T2IP<2:0>: Timer2 Interrupt Priority bits											
011 14-12		upt is priority 7 (h	-	v interrunt)									
	•		lighest phon	y menupi)									
	•												
	•	•											
		upt is priority 1 upt source is disa	abled										
bit 11		nted: Read as '0											
bit 10-8	<b>OC2IP&lt;2:0&gt;:</b> Output Compare Channel 2 Interrupt Priority bits												
	111 = Interrupt is priority 7 (highest priority interrupt)												
	•												
	•												
	•	•											
	001 = Interrupt is priority 1 000 = Interrupt source is disabled												
		•											
hit 7	Unimplemented: Read as '0'												
					IC2IP<2:0>: Input Capture Channel 2 Interrupt Priority bits								
					IS								
		Input Capture C upt is priority 7 (I			IIS								
					ItS								
					IIS								
	111 = Interr • • 001 = Interr	upt is priority 7 (ł upt is priority 1	nighest priori		IS								
bit 7 bit 6-4	111 = Interr • • 001 = Interr	upt is priority 7 (ł	nighest priori		IIS								

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		U1RXIP<2:0>		—		SPI1IP<2:0>					
pit 15							bit				
U-0		R/W-0	DAM 0		D/M/ 4	R/W-0	D/M/ O				
	R/W-1	SPI1EIP<2:0>	R/W-0	U-0	R/W-1	T3IP<2:0>	R/W-0				
bit 7							bit				
Legend:											
R = Readab	le bit	W = Writable b	bit	U = Unimplei	mented bit, rea	ad as '0'					
-n = Value at POR '1' = Bit is set '0' = Bit is cleared						x = Bit is unkno	own				
bit 15	Unimpleme	ented: Read as '0	,								
bit 14-12	U1RXIP<2:	0>: UART1 Rece	iver Interrupt	Priority bits							
	111 = Interr	upt is priority 7 (h	ighest priorit	ty interrupt)							
	•										
	•										
	001 = Interr	001 = Interrupt is priority 1									
		upt source is disa	abled								
bit 11	Unimpleme	Unimplemented: Read as '0'									
bit 10-8	SPI1IP<2:0>: SPI1 Event Interrupt Priority bits										
	111 = Interrupt is priority 7 (highest priority interrupt)										
	•										
	•										
	• 001 = Interr	upt is priority 1									
		upt source is disa	abled								
bit 7	Unimpleme	ented: Read as '0	,								
bit 6-4	-	0>: SPI1 Error In		ty bits							
		111 = Interrupt is priority 7 (highest priority interrupt)									
	•										
	•										
	• 001 – Interr	upt is priority 1									
		upt source is disa	abled								
bit 3		nted: Read as '0									
bit 2-0	-	Timer3 Interrupt									
		upt is priority 7 (h	•	ty interrupt)							
	•		<b>U</b>	, ,							
	•										
	• 001 – Intorr	upt is priority 1									
	vv = men										

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
_	—	—	—	—	_	—	—			
bit 15							bit 8			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
—		ADIP<2:0>				U1TXIP<2:0>				
bit 7							bit (			
Legend:	a hit		L:+		contod hit roo	d aa '0'				
R = Readable bitW = Writable bit-n = Value at POR'1' = Bit is set			U = Unimplemented bit, read as '0' '0' = Bit is cleared $x = Bit$ is unknown							
-n = value at	PUR	'1' = Bit is set			areu		IOWN			
bit 15-7	Unimplomon	ted: Read as '	<b>י</b> ר							
bit 6-4	-			Interrupt Priorit	v hito					
Dit 0-4		ot is priority 7 (I	•		y Dits					
	•		ingricot priori	ty interrupt)						
	•									
	• 001 – Interrur	•								
		001 = Interrupt is priority 1 000 = Interrupt source is disabled								
bit 3		ted: Read as '								
bit 2-0	-	: UART1 Trans		upt Priority bits						
	111 = Interrupt is priority 7 (highest priority interrupt)									
	•									
	•									
	• • 001 = Interrup	ot is priority 1								

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		CNIP<2:0>		_		AC1IP<2:0>					
oit 15							bit				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_		MI2C1IP<2:0>		—		SI2C1IP<2:0>					
oit 7					•		bit				
Legend:											
R = Readable	e bit	W = Writable I	oit	U = Unimpler	mented bit, re	ad as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own				
bit 15	Unimpleme	ented: Read as 'o	)'								
bit 14-12	CNIP<2:0>	: Change Notifica	tion Interrup	t Priority bits							
	111 = Interrupt is priority 7 (highest priority interrupt)										
	•										
	•	•									
	001 = Interi	rupt is priority 1									
		rupt source is disa	abled								
bit 11	Unimplemented: Read as '0'										
bit 10-8	AC1IP<2:0>: Analog Comparator 1 Interrupt Priority bits										
	111 = Interi	rupt is priority 7 (ł	nighest priori	ty interrupt)							
	•										
	•										
		rupt is priority 1									
		rupt source is disa									
bit 7	-	ented: Read as '0									
bit 6-4		MI2C1IP<2:0>: I2C1 Master Events Interrupt Priority bits									
	111 = Interrupt is priority 7 (highest priority interrupt)										
	•										
	•	•									
		001 = Interrupt is priority 1									
L:1 0		rupt source is disa									
bit 3	-	ented: Read as '0									
oit 2-0		0>: I2C1 Slave E									
		rupt is priority 7 (h	lignest priori	ty interrupt)							
	•										
	•										
	•	rupt is priority 1									

<b>REGISTER 7-</b>	24: IPC5: I	NTERRUPT	PRIORITY C	ONTROL R	EGISTER 5		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	_
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
—	—	—	_	—		INT1IP<2:0>	
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			own
•							

bit 15-3	Unimplemented: Read as '0'
1.14 0.0	

bit 2-0	<b>INTTIP&lt;2:0&gt;:</b> External Interrupt 1 Priority bits
	111 = Interrupt is priority 7 (highest priority interrupt)
	•
	•
	•
	001 = Interrupt is priority 1

000 = Interrupt source is disabled

#### REGISTER 7-25: IPC7: INTERRUPT PRIORITY CONTROL REGISTER 7

U-0	U-1	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—
bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—		INT2IP<2:0>		—	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

REGISTER 7	-26: IPC14:	INTERRUPT			REGISTER 14		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
		—	—	—	—	_	—
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
		PSEMIP<2:0>				—	
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimplei	mented bit, read	l as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15-7 bit 6-4	PSEMIP<2:0	ted: Read as 'd >: PWM Specia ot is priority 7 (l	al Event Matcl	-	rity bits		

• 001 = Interrupt is priority 1 000 = Interrupt source is disabled

bit 3-0 Unimplemented: Read as '0'

#### REGISTER 7-27: IPC16: INTERRUPT PRIORITY CONTROL REGISTER 16

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—		—	—	—
bit 15							bit 8
				11.0	11.0	11.0	

—         U1EIP<2:0>         —         … <th…< th="">         …         …         …</th…<>	U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
bit 7 bit 0	—		U1EIP<2:0>		—	—	—	—
	bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7	Unimplemented: Read as '0'
bit 6-4	U1EIP<2:0>: UART1 Error Interrupt Priority bits
	111 = Interrupt is priority 7 (highest priority interrupt)
	•
	•
	•
	001 = Interrupt is priority 1
	000 = Interrupt source is disabled
bit 3-0	Unimplemented: Read as '0'

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0	
		PWM2IP		—		PWM1IP<2:0>		
bit 15	•				•		bit	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
							_	
bit 7							l bit	
Legend:								
R = Readab		W = Writable b	bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unkr	nown	
bit 15	Unimpleme	ented: Read as '0	)'					
bit 14-12	PWM2IP<2:	:0>: PWM2 Interr	upt Priority b	oits				
	111 = Interr	upt is priority 7 (ł	nighest priori	ty)				
	•							
	•							
	•							
		upt is priority 1						
		upt source is disa						
bit 11	-	ented: Read as '0						
bit 10-8		0>: PWM1 Interr						
	111 = Interr	upt is priority 7 (h	nighest priori	ty)				
	•							
	•							
	•							
		upt is priority 1	h la d					
	000 = interr	upt source is disa	Deide					
bit 7-0		ented: Read as '0						

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_	_	_	—	_		
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—		PWM4IP		—		PWM3IP<2:0>	
bit 7							bit 0
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-7	Unimplemen	ted: Read as '	0'				
bit 6-4	PWM4IP<2:0	>: PWM4 Inter	rupt Priority b	oits			
	111 = Interru	pt is priority 7 (	highest priorit	ty)			
	•						
	•						
	•						
	001 = Interru 000 = Interru	pt is priority 1 pt source is dis	abled				
bit 3	Unimplemen	ted: Read as '	0'				
bit 2-0	PWM3IP<2:0	>: PWM3 Inter	rupt Priority b	oits			
	111 = Interru	pt is priority 7 (	highest priorit	ty)			
	-						
	•						

•

001 = Interrupt is priority 1

000 = Interrupt source is disabled

REGISTER	7-30: IPC25	: INTERRUP			REGISTER 25	5	
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_		AC2IP<2:0>		—	_	—	_
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_						—	_
bit 7							bit 0
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unk			own
1.1.4.F		tad. Daadaa (	<u>.</u>				
bit 15	-	nted: Read as '					
bit 14-12		: Analog Compa					
	111 = Interru	pt is priority 7 (	highest priorit	ty)			
	•						
	•						
	•						
	001 = Interru	pt is priority 1					
	000 = Interru	pt source is dis	abled				
hit 11-01	Unimplement	tad. Read as '	o'				

bit 11-01 Unimplemented: Read as '0'

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_	—	_	—	—	—	
bit 15							bit 8
	<b>D</b> 444 4	<b>D</b> 444 o	<b>D M M A</b>		<b>D</b> 444 4	544.0	<b>D</b> 444 o
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
		AC4IP<2:0>		—		AC3IP<2:0>	
bit 7							bit (
Legend:							
R = Readab	le bit	W = Writable b	oit	U = Unimpler	nented bit, rea	ad as '0'	
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own
bit 15-7	Unimplemen	ted: Read as '0	)'				
bit 6-4	AC4IP<2:0>:	Analog Compa	rator 4 Interi	rupt Priority bits			
	111 = Interru	ot is priority 7 (h	nighest priori	ty)			
	•						
	•						
	•	at in muinuity d					
	001 = Interru 000 = Interru	ot source is disa	abled				
		ted. Deed ee fo	,				
bit 3	Unimplemen	ted: Read as '0	)				
	-			upt Priority bits			
	AC3IP<2:0>:		rator 3 Interi				
	AC3IP<2:0>:	Analog Compa	rator 3 Interi				
	AC3IP<2:0>:	Analog Compa	rator 3 Interi				
bit 3 bit 2-0	AC3IP<2:0>:	Analog Compa ot is priority 7 (ł	rator 3 Interi				

REGISTER	7-32: IPC2	7: INTERRUPT	PRIORITY		REGISTER 27	,	
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		ADCP1IP<2:0>		_		ADCP0IP<2:0>	
bit 15	·						bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_			_	—		—	_
bit 7				·			bit (
Legend:							
R = Readabl	e bit	W = Writable I	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 14-12	111 = Interr • •	2:0>: ADC Pair 1 rupt is priority 7 (h rupt is priority 1					
		upt source is dis	abled				
bit 11	Unimpleme	ented: Read as 'o	)'				
bit 10-8	111 = Interr • • 001 = Interr	2:0>: ADC Pair 0 rupt is priority 7 (h rupt is priority 1 rupt source is disa	nighest priori		Priority bits		
bit 7-0	Unimpleme	ented: Read as '	)'				

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_		ADCP5IP<2:0>		_		ADCP4IP<2:0>	
it 15					•		b
	<b>D</b> 444 4	<b>D</b> 444 o	D AAL A		54444	<b>D</b> 4 4 4	
U-0	R/W-1	R/W-0 ADCP3IP<2:0>	R/W-0	U-0	R/W-1	R/W-0 ADCP2IP<2:0>	R/W-0
oit 7							b
egend:							
R = Readabl		W = Writable		-	mented bit, rea		
n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15	Unimpleme	nted: Read as '	n'				
bit 14-12	-	2:0>: ADC Pair 5		Done Interrupt	Priority bite		
//L   <del>T</del>   Z		upt is priority 7 (I		-			
	•		nightest phon	ly interrupt)			
	•						
	•						
		upt is priority 1 upt source is dis	abled				
pit 11		ented: Read as '					
bit 10-8	-	2:0>: ADC Pair 4		Dono Interrupt	Driarity bita		
JIL 10-0		upt is priority 7 (I		-	FIONLY DILS		
	•		nighest phon	ty intenupt)			
	•						
	•						
		upt is priority 1 upt source is dis	ablad				
		-					
bit 7	-	nted: Read as '			Dui suites kits		
oit 6-4		:0>: ADC Pair 3			Priority bits		
		upt is priority 7 (I	nignest phon	ly interrupt)			
	•						
	•						
		upt is priority 1 upt source is dis	abled				
oit 3		nted: Read as '					
oit 2-0	-	2:0>: ADC Pair 2		Done Interrunt	Priority bits		
λτ <b>Ζ</b> =0		upt is priority 7 (I		-	Thomy bits		
	•		ingridot priori	, monupij			
	•						
	•						
		upt is priority 1					

<b>REGISTER 7-</b>	34: IPC29:	INTERRUPT	PRIORITY	CONTROL F	REGISTER 29	1		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—	—	—	—	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0	
—	—	—	_	—	ADCP6IP<2:0>			
bit 7							bit 0	
Legend:								
R = Readable b	oit	W = Writable I	bit	U = Unimpler	mented bit, read	l as '0'		
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown	
L								

#### bit 15-3 Unimplemented: Read as '0'

bit 2-0 ADCP6IP<2:0>: ADC Pair 6 Conversion Done Interrupt 1 Priority bits

111 = Interrupt is priority 7 (highest priority interrupt)

- •
- •

001 = Interrupt is priority 1

000 = Interrupt source is disabled

U-0 — bit 7 Legend:	U-0 — R-0	U-0 — R-0	U-0 — R-0	R-0 R-0 VECNUM<6:0>	R-0 ILR R-0	R-0 R<3:0> R-0	R-0 bit	
bit 7	-	— R-0	-	-				
U-0 — Dit 7 <b>_egend:</b>	-	R-0	-	-	R-0	R-0		
bit 7	-	R-0	-	-	R-0	R-0	R-0	
bit 7	-	R-0	-	-	R-0	R-0	R-0	
				VECNUM<6:0>				
Legend:								
<b>Legend:</b> R = Readable bit							bit	
<b>Legend:</b> R = Readable bit								
R = Readable bit								
	W	/ = Writable bit	t	U = Unimplemented bit, read as '0'				
-n = Value at POR	n = Value at POR '1' = Bit is set				ed	x = Bit is unkn	own	
bit 11-8 IL	nimplementec         .R<3:0>: New 0         111 = CPU Inte         001 = CPU Inte         000 = CPU Inte         nimplementec         ECNUM<6:0>:         111111 = Inter         000001 = Inter	CPU Interrupt errupt Priority errupt Priority errupt Priority I: Read as '0' Vector Numb rupt vector pe	Level is 15 Level is 1 Level is 0 er of Pendin nding is nur	ng Interrupt bits mber 135				

#### REGISTER 7-35: INTTREG: INTERRUPT CONTROL AND STATUS REGISTER

### 7.4 Interrupt Setup Procedures

#### 7.4.1 INITIALIZATION

Complete the following steps to configure an interrupt source at initialization:

- 1. Set the NSTDIS bit (INTCON1<15>) if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level will depend on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources can be programmed to the same non-zero value.

**Note:** At a device Reset, the IPCx registers are initialized such that all user interrupt sources are assigned to priority level 4.

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

### 7.4.2 INTERRUPT SERVICE ROUTINE

The method used to declare an ISR and initialize the IVT with the correct vector address depends on the programming language (C or assembler) and the language development toolsuite used to develop the application.

In general, the user application must clear the interrupt flag in the appropriate IFSx register for the source of interrupt that the ISR handles. Otherwise, program will re-enter the ISR immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

#### 7.4.3 TRAP SERVICE ROUTINE

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

#### 7.4.4 INTERRUPT DISABLE

The following steps outline the procedure to disable all user interrupts:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to priority level 7 by inclusive ORing the value 0xE0 with SRL.

To enable user interrupts, the  ${\tt POP}$  instruction can be used to restore the previous SR value.

Note:	Only user interrupts with a priority level of
	7 or lower can be disabled. Trap sources
	(level 8-level 15) cannot be disabled.


The DISI instruction provides a convenient way to disable interrupts of priority levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

### 8.0 OSCILLATOR CONFIGURATION

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 42. "Oscillator (Part IV)" (DS70307) in the "dsPIC33F/ PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The oscillator system provides:

- External and internal oscillator options as clock sources
- An on-chip Phase-Locked Loop (PLL) to scale the internal operating frequency to the required system clock frequency
- An internal FRC oscillator that can also be used with the PLL, thereby allowing full-speed operation without any external clock generation hardware
- · Clock switching between various clock sources
- Programmable clock postscaler for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and takes fail-safe measures
- A Clock Control register (OSCCON)
- Nonvolatile Configuration bits for main oscillator selection.
- Auxiliary PLL for ADC and PWM
- A simplified diagram of the oscillator system is shown in Figure 8-1.



#### FIGURE 8-1: OSCILLATOR SYSTEM DIAGRAM

### 8.1 CPU Clocking System

The dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/ X04 devices provide six system clock options:

- Fast RC (FRC) Oscillator
- FRC Oscillator with PLL
- Primary (XT, HS or EC) Oscillator
- · Primary Oscillator with PLL
- Low-Power RC (LPRC) Oscillator
- FRC Oscillator with Postscaler

#### 8.1.1 SYSTEM CLOCK SOURCES

The Fast RC (FRC) internal oscillator runs at a nominal frequency of 7.37 MHz. User software can tune the FRC frequency. User software can optionally specify a factor (ranging from 1:2 to 1:256) by which the FRC clock frequency is divided. This factor is selected using the FRCDIV<2:0> (CLKDIV<10:8>) bits.

The primary oscillator can use one of the following as its clock source:

- XT (Crystal): Crystals and ceramic resonators in the range of 3 MHz to 10 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- HS (High-Speed Crystal): Crystals in the range of 10 MHz to 40 MHz. The crystal is connected to the OSC1 and OSC2 pins.
- EC (External Clock): The external clock signal is directly applied to the OSC1 pin.

The LPRC internal oscIllator runs at a nominal frequency of 32.768 kHz. It is also used as a reference clock by the Watchdog Timer (WDT) and Fail-Safe Clock Monitor (FSCM).

The clock signals generated by the FRC and primary oscillators can be optionally applied to an on-chip Phase-Locked Loop (PLL) to provide a wide range of

output frequencies for device operation. PLL configuration is described in **Section 8.1.3 "PLL Configuration**".

The FRC frequency depends on the FRC accuracy (see Table 24-20) and the value of the FRC Oscillator Tuning register (see Register 8-4).

#### 8.1.2 SYSTEM CLOCK SELECTION

The oscillator source used at a device Power-on Reset event is selected using Configuration bit settings. The oscillator Configuration bit settings are located in the Configuration registers in the program memory. (Refer to Section 21.1 "Configuration Bits" for further details.) The Initial Oscillator Selection Configuration bits, FNOSC<2:0> (FOSCSEL<2:0>), and the Primary Oscillator Mode Select Configuration bits. POSCMD<1:0> (FOSC<1:0>), select the oscillator source that is used at a Power-on Reset. The FRC primary oscillator is the default (unprogrammed) selection.

The Configuration bits allow users to choose among 12 different clock modes, shown in Table 8-1.

The output of the oscillator (or the output of the PLL if a PLL mode has been selected), FOSC, is divided by 2 to generate the device instruction clock (FCY) and the peripheral clock time base (FP). FCY defines the operating speed of the device and speeds up to 40 MHz are supported by the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 architecture.

Instruction execution speed or device operating frequency, FCY, is given by Equation 8-1.

#### EQUATION 8-1: DEVICE OPERATING FREQUENCY

FCY = FOSC/2

### TABLE 8-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC<2:0>	See Note
Fast RC Oscillator with Divide-by-N (FRCDIVN)	Internal	xx	111	1, 2
Fast RC Oscillator with Divide-by-16 (FRCDIV16)	Internal	xx	110	1
Low-Power RC Oscillator (LPRC)	Internal	xx	101	1
Reserved	Reserved	xx	100	_
Primary Oscillator (HS) with PLL (HSPLL)	Primary	10	011	—
Primary Oscillator (XT) with PLL (XTPLL)	Primary	01	011	_
Primary Oscillator (EC) with PLL (ECPLL)	Primary	00	011	1
Primary Oscillator (HS)	Primary	10	010	—
Primary Oscillator (XT)	Primary	01	010	_
Primary Oscillator (EC)	Primary	00	010	1
Fast RC Oscillator with PLL (FRCPLL)	Internal	xx	001	1
Fast RC Oscillator (FRC)	Internal	xx	000	1

Note 1: OSC2 pin function is determined by the OSCIOFNC Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

#### 8.1.3 PLL CONFIGURATION

The primary oscillator and internal FRC oscillator can optionally use an on-chip PLL to obtain higher speeds of operation. The PLL provides significant flexibility in selecting the device operating speed. A block diagram of the PLL is shown in Figure 8-2.

The output of the primary oscillator or FRC, denoted as 'FIN', is divided down by a prescale factor (N1) of 2, 3, ... or 33 before being provided to the PLL's Voltage Controlled Oscillator (VCO). The input to the VCO must be selected in the range of 0.8 MHz to 8 MHz. The prescale factor 'N1' is selected using the PLLPRE<4:0> bits (CLKDIV<4:0>).

The PLL Feedback Divisor, selected using the PLLDIV<8:0> bits (PLLFBD<8:0>), provides a factor, 'M', by which the input to the VCO is multiplied. This factor must be selected such that the resulting VCO output frequency is in the range of 100 MHz to 200 MHz.

The VCO output is further divided by a postscale factor, 'N2'. This factor is selected using the PLLPOST<1:0> bits (CLKDIV<7:6>). 'N2' can be either 2, 4, or 8, and must be selected such that the PLL output frequency (Fosc) is in the range of 12.5 MHz to 80 MHz, which generates device operating speeds of 6.25-40 MIPS. For a primary oscillator or FRC oscillator, output 'FIN', the PLL output 'FOSC' is given by Equation 8-2.


#### EQUATION 8-2: Fosc CALCULATION

Fosc = Fin *	( M )
$\Gamma OSC = \Gamma IN^{-1}$	$\sqrt{N1*N2}$


For example, suppose a 10 MHz crystal is being used with the selected oscillator mode of XT with PLL (see Equation 8-3).

- If PLLPRE<4:0> = 0, then N1 = 2. This yields a VCO input of 10/2 = 5 MHz, which is within the acceptable range of 0.8-8 MHz.
- If PLLDIV<8:0> = 0x1E, then M = 32. This yields a VCO output of 5 x 32 = 160 MHz, which is within the 100-200 MHz ranged needed.
- If PLLPOST<1:0> = 0, then N2 = 2. This provides a Fosc of 160/2 = 80 MHz. The resultant device operating speed is 80/2 = 40 MIPS.

#### EQUATION 8-3: XT WITH PLL MODE EXAMPLE



#### FIGURE 8-2: dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 PLL BLOCK DIAGRAM



### 8.2 Auxiliary Clock Generation

The auxiliary clock generation is used for a peripherals that need to operate at a frequency unrelated to the system clock such as a PWM or ADC.

The primary oscillator and internal FRC oscillator sources can be used with an auxiliary PLL to obtain the auxiliary clock. The auxiliary PLL has a fixed 16x multiplication factor.

The auxiliary clock has the following configuration restrictions:

- For proper PWM operation, auxiliary clock generation must be configured for 120 MHz (see parameter OS56 in Table 24-18 in Section 24.0 "Electrical Characteristics"). If a slower frequency is desired, the PWM Input Clock Prescaler (Divider) Select bits (PCLKDIV<2:0>) should be used.
- To achieve 1.04 ns PWM resolution, the auxiliary clock must use the 16x auxiliary PLL (APLL). All other clock sources will have a minimum PWM resolution of 8 ns.
- If the primary PLL is used as a source for the auxiliary clock, the primary PLL should be configured up to a maximum operation of 30 MIPS or less

### 8.3 Reference Clock Generation

The reference clock output logic provides the user with the ability to output a clock signal based on the system clock or the crystal oscillator on a device pin. The user application can specify a wide range of clock scaling prior to outputting the reference clock.

### 8.4 Oscillator Control Registers

### **REGISTER 8-1:** OSCCON: OSCILLATOR CONTROL REGISTER<sup>(1,2)</sup>

REGISTER 8	-1: OSCC	ON: OSCILLA	ATOR CON	ROL REGIS	51ER(',-/		
U-0	R-0	R-0	R-0	U-0	R/W-y	R/W-y	R/W-y
_		COSC<2:0>		—		NOSC<2:0>(3)	
bit 15							bit 8
R/W-0	R/W-0	R-0	U-0	R/C-0	U-0	U-0	R/W-0
CLKLOCK	IOLOCK	LOCK		CF		_	OSWEN
bit 7				•			bit 0
			o "				
Legend:		y = Value set f	rom Configur	ation bits on P	OR		
R = Readable	bit	W = Writable b	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown
bit 15 bit 14-12	-	i <b>ted:</b> Read as '0 Current Oscilla		hits (read-only	)		
	111 = Fast R 110 = Fast R	C oscillator (FR C oscillator (FR ower RC oscilla	C) with divide C) with divide	e-by-n	/		

- 100 = Reserved
- 011 = Primary oscillator (XT, HS, EC) with PLL
- 010 = Primary oscillator (XT, HS, EC)
- 001 = Fast RC oscillator (FRC) with PLL
- 000 = Fast RC oscillator (FRC)
- bit 11 Unimplemented: Read as '0'
- bit 10-8 **NOSC<2:0>:** New Oscillator Selection bits<sup>(3)</sup> 111 = Fast RC oscillator (FRC) with divide-by-n
  - 111 = Fast RC oscillator (FRC) with divide-by-fi110 = Fast RC oscillator (FRC) with divide-by-f6
  - 101 = Low-Power RC oscillator (LPRC)
    - 100 = Reserved
  - 011 = Primary oscillator (XT, HS, EC) with PLL
  - 010 = Primary oscillator (XT, HS, EC)
  - 001 = Fast RC oscillator (FRC) with PLL
  - 000 = Fast RC oscillator (FRC)
- bit 7 CLKLOCK: Clock Lock Enable bit
  - If clock switching is enabled and FSCM is disabled, (FOSC<FCKSM> = 0b01):
    - 1 = Clock switching is disabled, system clock source is locked
- 0 = Clock switching is enabled, system clock source can be modified by clock switching

   bit 6
   IOLOCK: Peripheral Pin Select Lock bit
  - 1 = Peripherial pin select is locked, write to Peripheral Pin Select registers not allowed
     0 = Peripherial pin select is not locked, write to Peripheral Pin Select registers allowed
- bit 5 **LOCK:** PLL Lock Status bit (read-only)
  - 1 = Indicates that PLL is in lock, or PLL start-up timer is satisfied
    - 0 = Indicates that PLL is out of lock, start-up timer is in progress or PLL is disabled
- bit 4 Unimplemented: Read as '0'
- Note 1: Writes to this register require an unlock sequence. Refer to Section 42. "Oscillator (Part IV)" (DS70307) in the "dsPIC33F/PIC24H Family Reference Manual" (available from the Microchip website) for details.
  - 2: This register is reset only on a Power-on Reset (POR).
  - 3: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.

### **REGISTER 8-1:** OSCCON: OSCILLATOR CONTROL REGISTER<sup>(1,2)</sup> (CONTINUED)

- **CF:** Clock Fail Detect bit (read/clear by application)
  - 1 = FSCM has detected clock failure
    - 0 = FSCM has not detected clock failure
- bit 2-1 Unimplemented: Read as '0'

bit 3


- bit 0 OSWEN: Oscillator Switch Enable bit
  - 1 = Request oscillator switch to selection specified by NOSC<2:0> bits
  - 0 = Oscillator switch is complete
- Note 1: Writes to this register require an unlock sequence. Refer to Section 42. "Oscillator (Part IV)" (DS70307) in the "dsPIC33F/PIC24H Family Reference Manual" (available from the Microchip website) for details.
  - 2: This register is reset only on a Power-on Reset (POR).
  - **3:** Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.

R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0
ROI		DOZE<2:0>		DOZEN <sup>(2)</sup>		FRCDIV<2:0>	
pit 15							bit
R/W-0	R/W-1	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PLLPC	DST<1:0>	—			PLLPRE<4:0	>	
pit 7							bi
_egend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	
n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkne	own
bit 15		r on Interrupt hi	•				
JIL 15		er on Interrupt bi		ad the process	r alaak/aariaha	ral clock ratio is	oot to 1.1
		is have no effect			ciock/periprie		56110 1.1
bit 14-12	DOZE<2:0>	Processor Cloo	k Reduction	Select bits			
	111 = FCY/1	-					
	110 = FCY/6						
	101 = FCY/3						
	100 = FCY/1 011 = FCY/8						
	011 = FCY/4						
	001 = FCY/2						
	000 = Fcy/1						
bit 11	DOZEN: Doz	ze Mode Enable	bit <sup>(2)</sup>				
					pheral clocks a	and the processo	or clocks
bit 10-8		or clock/periphe		or Postscaler bits			
JIL 10-0		vide by 256	RC Oscillato		5		
	111 = FRC (1)						
	101 <b>= FRC</b> 0	•					
	100 <b>= FRC d</b>	-					
	011 <b>= FRC</b> o						
	010 = FRC (	-					
	001 = FRC	livide by 2 livide by 1 (defa	ult)				
bit 7-6				er Select hits (al	so denoted as	'N2', PLL postso	aler)
	11 = Output/					112,1 22 900100	
	10 = Reserv						
	01 = Output/						
	00 = Output/	2					
oit 5	Unimpleme	nted: Read as '	כי				
bit 4-0	PLLPRE<4:	0>: PLL Phase I	Detector Inpu	ut Divider bits (al	so denoted as	'N1', PLL presc	aler)
	11111 <b>= I</b> np	ut/33					
	•						
	•						
	•						
	00001 = Inp	ut/3					

**Note 1:** This register is reset only on a Power-on Reset (POR).

2: This bit is cleared when the ROI bit is set and an interrupt occurs.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	
_	_		_	—		_	PLLDIV<8>	
bit 15							bit 8	
R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	
			PLLDI	V<7:0>				
bit 7							bit C	
Legend:								
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'				
-n = Value at POR				'0' = Bit is cleared		x = Bit is unknown		
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown	
-n = Value a				'0' = Bit is cle	ared	x = Bit is unk	nown	
-n = Value a		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown	
	Unimplemen	ted: Read as '	0'		ared as 'M', PLL mu		nown	
bit 15-9	Unimplemen	ted: Read as ' ► PLL Feedba	0'				nown	
bit 15-9	Unimplemen PLLDIV<8:0>	ted: Read as ' ► PLL Feedba	0'				nown	
bit 15-9	Unimplemen PLLDIV<8:0>	ted: Read as ' ► PLL Feedba	0'				nown	
bit 15-9	Unimplemen PLLDIV<8:0>	ted: Read as ' ► PLL Feedba	0'				nown	
bit 15-9	Unimplemen PLLDIV<8:0>	ted: Read as ' ►: PLL Feedba = 513	0'				nown	
bit 15-9	Unimplemen PLLDIV<8:0> 111111111 = • •	ted: Read as ' ►: PLL Feedba = 513	0'				nown	
bit 15-9	Unimplemen PLLDIV<8:0> 111111111 = • •	ted: Read as ' ►: PLL Feedba = 513	0'				nown	
bit 15-9	Unimplemen PLLDIV<8:0> 111111111 = • •	ted: Read as ' ►: PLL Feedba = 513	0'				nown	
bit 15-9	Unimplemen PLLDIV<8:0> 111111111 = • •	ted: Read as ' ►: PLL Feedbar = 513 = 50 (default)	0'				nown	
bit 15-9	Unimplemen PLLDIV<8:02 111111111 = • • • • • • • • • • • • •	<ul> <li>ited: Read as '</li> <li>: PLL Feedbar</li> <li>= 513</li> <li>= 50 (default)</li> <li>= 4</li> <li>= 3</li> </ul>	0'				nown	



REGISTER	8-4: OSC	TUN: FRC OS	CILLATOR	TUNING REG	ISTER <sup>(1)</sup>		
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	_			TUN	<5:0> <b>(2)</b>		
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-6	Unimpleme	ented: Read as '	0'				
bit 5-0	TUN<5:0>:	FRC Oscillator T	uning bits <sup>(2)</sup>				
		Center frequency Center frequency	•	,			
	•						

**Note 1:** This register is reset only on a Power-on Reset (POR).

000001 = Center frequency + 0.375% (7.40 MHz) 000000 = Center frequency (7.37 MHz nominal) 111111 = Center frequency -0.375% (7.345 MHz)

100001 = Center frequency -11.625% (6.52 MHz) 100000 = Center frequency -12% (6.49 MHz)

2: OSCTUN functionality has been provided to help customers compensate for temperature effects on the FRC frequency over a wide range of temperatures. The tuning step size is an approximation and is neither characterized nor tested.

R/W-0	R-0	R/W-1	U-0	U-0	R/W-1	R/W-1	R/W-1			
ENAPLL	APLLCK	SELACLK	—		А	PSTSCLR<2:0	>			
bit 15		4					bit 0			
R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0			
ASRCSEL	FRCSEL		-	—		<u> </u>				
bit 7										
Legend:										
R = Readable	e bit	W = Writable	hit	U = Unimpler	nented bit, read	l as '0'				
-n = Value at		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	own			
				0 2000 000						
bit 15	<b>ENAPLL:</b> Au 1 = APLL is e 0 = APLL is c		ble bit							
bit 14	APLLCK: APLL Locked Status bit (read-only)									
		that auxiliary P that auxiliary P		ck						
bit 13	SELACLK: Select Auxiliary Clock Source for Auxiliary Clock Divider bit									
		Oscillators prov PLL (F∨co) prov								
bit 12-11	Unimplemen	ted: Read as '	)'							
bit 10-8	APSTSCLR<	2:0>: Auxiliary	Clock Output	Divider bits						
	111 = Divideo 110 = Divideo 101 = Divideo 011 = Divideo 011 = Divideo 010 = Divideo 001 = Divideo 001 = Divideo	d by 2 d by 4 d by 8 d by 16 d by 32 d by 64								
bit 7	ASRCSEL: Select Reference Clock Source for Auxiliary Clock bit									
		scillator is the o								
bit 6	FRCSEL: Se	lect Reference	Clock Source	for Auxiliary P	LL bit					
		RC clock for aux		SRCSEL bit se	tting					
					0					

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
ROON	_	ROSSLP	ROSEL		RODIV	/<3:0>(1)					
bit 15							bit 8				
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
—	_	—	—	_		_	—				
bit 7	÷					·	bit 0				
Legend:											
R = Readabl	e bit	W = Writable	bit	U = Unimplei	mented bit, read	d as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15	ROON: Refer	ence Oscillator	Output Enab	le bit							
	1 = Reference	e oscillator outp	out enabled or	n REFCLK0 <sup>(2)</sup>	pin						
	0 = Reference	e oscillator outp	out disabled								
bit 14	Unimplemen	ted: Read as '	כי								
bit 13	ROSSLP: Reference Oscillator Run in Sleep bit										
	1 = Reference oscillator output continues to run in Sleep										
		e oscillator outp		-							
bit 12		erence Oscillato									
		crystal used as									
		<ul> <li>0 = System clock used as the reference clock</li> <li>RODIV&lt;3:0&gt;: Reference Oscillator Divider bits<sup>(1)</sup></li> </ul>									
bit 11-8											
	1111 = Reference clock divided by 32,768 1110 = Reference clock divided by 16,384										
	1101 = Reference clock divided by 8,192										
	1100 = Reference clock divided by 4,096										
	1011 = Reference clock divided by 2,048										
	1010 = Reference clock divided by 1,024 1001 = Reference clock divided by 512										
		ence clock divi									
		ence clock divi									
	0110 = Refer	ence clock divi	ded by 64								
	0101 = Reference clock divided by 32										
	0100 = Reference clock divided by 16 0011 = Reference clock divided by 8										
		ence clock divi									
		ence clock divi	-								
	0000 = Refer		, _								

- **Note 1:** The reference oscillator output must be disabled (ROON = 0) before writing to these bits.
  - 2: This pin is remappable. Refer to Section 10.6 "Peripheral Pin Select" for more information.

### 8.5 Clock Switching Operation

Users can switch applications among any of the four clock sources (primary, LP, FRC and LPRC) under software control at any time. To limit the possible side effects of this flexibility, dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 devices have a safeguard lock built into the switch process.

Note: Primary oscillator mode has three different submodes (XT, HS and EC), which are determined by the POSCMD<1:0> Configuration bits. While an application can switch to and from primary oscillator mode in software, it cannot switch among the different primary submodes without reprogramming the device.

### 8.5.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM1 Configuration bit in the Configuration register must be programmed to '0'. (Refer to **Section 21.1 "Configuration Bits**" for further details.) If the FCKSM1 Configuration bit is unprogrammed ('1'), the clock switching function and Fail-Safe Clock Monitor function are disabled. This is the default setting.

The NOSC<2:0> control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSC<2:0> bits (OSCCON<14:12>) reflect the clock source selected by the FNOSC Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled. It is held at '0' at all times.

#### 8.5.2 OSCILLATOR SWITCHING SEQUENCE

To perform a clock switch, the following basic sequence is required:

- 1. If required, read the COSC<2:0> bits to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- 3. Write the appropriate value to the NOSC<2:0> control bits for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit to initiate the oscillator switch.

After the basic sequence is completed, the system clock hardware responds as follows:

 The clock switching hardware compares the COSC<2:0> status bits with the new value of the NOSC<2:0> control bits. If they are the same, the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.

- If a valid clock switch has been initiated, the LOCK (OSCCON<5>) and the CF (OSCCON<3>) status bits are cleared.
- The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware waits until the Oscillator Start-up Timer (OST) expires. If the new source is using the PLL, the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSC<2:0> bit values are transferred to the COSC<2:0> status bits.
- 6. The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM are enabled).
  - Note 1: The processor continues to execute code throughout the clock switching sequence. Timing-sensitive code should not be executed during this time.
    - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.
    - 3: Refer to Section 42. "Oscillator (Part IV)" (DS70307) in the "dsPIC33F/PIC24H Family Reference Manual" for details.

### 8.6 Fail-Safe Clock Monitor (FSCM)

The Fail-Safe Clock Monitor (FSCM) allows the device to continue to operate even in the event of an oscillator failure. The FSCM function is enabled by programming. If the FSCM function is enabled, the LPRC internal oscillator runs at all times (except during Sleep mode) and is not subject to control by the Watchdog Timer.

During an oscillator failure, the FSCM generates a clock failure trap event and switches the system clock over to the FRC oscillator. Then, the application program can either attempt to restart the oscillator or execute a controlled shutdown. The trap can be treated as a warm Reset by simply loading the Reset address into the oscillator fail trap vector.

If the PLL multiplier is used to scale the system clock, the internal FRC is also multiplied by the same factor on clock failure. Essentially, the device switches to FRC with PLL on a clock failure.

# 9.0 POWER-SAVING FEATURES

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 9. "Watchdog Timer and Power-Saving Modes" (DS70196) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/ X04 devices provide the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 devices can manage power consumption in four different ways:

- Clock Frequency
- Instruction-Based Sleep and Idle modes
- Software-Controlled Doze mode
- Selective Peripheral Control in Software

Combinations of these methods can be used to selectively tailor an application's power consumption while still maintaining critical application features, such as timing-sensitive communications.

# 9.1 Clock Frequency and Clock Switching

The dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 devices allow a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSC<2:0> bits (OSCCON<10:8>). The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in Section 8.0 "Oscillator Configuration".

## 9.2 Instruction-Based Power-Saving Modes

The dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/ X04 devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution. Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembler syntax of the PWRSAV instruction is shown in Example 9-1.

Note: SLEEP\_MODE and IDLE\_MODE are constants defined in the assembler include file for the selected device.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to wake-up.

#### 9.2.1 SLEEP MODE

The following occur in Sleep mode:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off
- The device current consumption is reduced to a minimum, provided that no I/O pin is sourcing current
- The Fail-Safe Clock Monitor does not operate, since the system clock source is disabled
- The LPRC clock continues to run in Sleep mode if the WDT is enabled
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode
- Some device features or peripherals may continue to operate. This includes the items such as the input change notification on the I/O ports or peripherals that use an external clock input.
- Any peripheral that requires the system clock source for its operation is disabled

The device will wake-up from Sleep mode on any of these events:

- Any interrupt source that is individually enabled
- Any form of device Reset
- A WDT time-out

On wake-up from Sleep mode, the processor restarts with the same clock source that was active when Sleep mode was entered.

#### EXAMPLE 9-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV #SLEEP\_MODE ; Put the device into SLEEP mode PWRSAV #IDLE\_MODE ; Put the device into IDLE mode

# 9.2.2 IDLE MODE

The following occur in Idle mode:

- The CPU stops executing instructions
- The WDT is automatically cleared
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 9.4 "Peripheral Module Disable").
- If the WDT or FSCM is enabled, the LPRC also remains active

The device will wake-up from Idle mode on any of these events:

- Any interrupt that is individually enabled
- Any device Reset
- A WDT time-out

On wake-up from Idle mode, the clock is reapplied to the CPU and instruction execution will begin (2-4 clock cycles later), starting with the instruction following the PWRSAV instruction, or the first instruction in the ISR.

#### 9.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction is held off until entry into Sleep or Idle mode has completed. The device then wakes up from Sleep or Idle mode.

# 9.3 Doze Mode

The preferred strategies for reducing power consumption are changing clock speed and invoking one of the power-saving modes. In some circumstances, this may not be practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed can introduce communication errors, while using a power-saving mode can stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed, while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate. Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE<2:0> bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:128, with 1:1 being the default setting.

Programs can use Doze mode to selectively reduce power consumption in event-driven applications. This allows clock-sensitive functions, such as synchronous communications, to continue without interruption while the CPU idles, waiting for something to invoke an interrupt routine. An automatic return to full-speed CPU operation on interrupts can be enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

For example, suppose the device is operating at 20 MIPS and the CAN module has been configured for 500 kbps based on this device operating speed. If the device is placed in Doze mode with a clock frequency ratio of 1:4, the CAN module continues to communicate at the required bit rate of 500 kbps, but the CPU now starts executing instructions at a frequency of 5 MIPS.

# 9.4 Peripheral Module Disable

The Peripheral Module Disable (PMD) registers provide a method to disable a peripheral module by stopping all clock sources supplied to that module. When a peripheral is disabled using the appropriate PMD control bit, the peripheral is in a minimum power consumption state. The control and status registers associated with the peripheral are also disabled, so writes to those registers will have no effect and read values will be invalid.

A peripheral module is enabled only if both the associated bit in the PMD register is cleared and the peripheral is supported by the specific dsPIC<sup>®</sup> DSC variant. If the peripheral is present in the device, it is enabled in the PMD register by default.

Note: If a PMD bit is set, the corresponding module is disabled after a delay of one instruction cycle. Similarly, if a PMD bit is cleared, the corresponding module is enabled after a delay of one instruction cycle (assuming the module control registers are already configured to enable module operation).

REGISTER	9-1: PMC	01: PERIPHER		E DISABLE CO		EGISTER 1	
U-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0
—	—	T3MD	T2MD	T1MD	—	PWMMD <sup>(1)</sup>	—
bit 15							bit 8
R/W-0	U-0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0
I2C1MD	—	U1MD		SPI1MD			ADCMD
bit 7							bit C
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	ented bit, re	ad as '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	own
bit 15-14	Unimpleme	nted: Read as '	0'				
bit 13	T3MD: Time	r3 Module Disat	ole bit				
		module is disable					
		nodule is enable					
bit 12		er2 Module Disat					
		nodule is disable nodule is enable					
bit 11	T1MD: Time	r1 Module Disat	ole bit				
		nodule is disable					
	0 = Timer1 r	nodule is enable	ed				
bit 10	-	nted: Read as '					
bit 9		WM Module Disa					
		odule is disabled odule is enabled					
bit 8		nted: Read as '					
bit 7	-	C1 Module Disat					
		dule is disabled					
	0 = I2C1 mc	dule is enabled					
bit 6	Unimpleme	nted: Read as '	0'				
bit 5		T1 Module Disa					
		module is disabl module is enable					
bit 4	Unimpleme	nted: Read as '	0'				
bit 3	SPI1MD: SF	PI1 Module Disat	ole bit				
		dule is disabled					
h: 0 4		odule is enabled	<u>.</u>				
bit 2-1	-	nted: Read as '					
bit 0	-	C Module Disat	DIE DIT				

**Note 1:** Once the PWM module is re-enabled (PWMMD is set to '1' and then set to '0'), all PWM registers must be reinitialized.

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_	_	—	—	—	—	IC2MD	IC1MD
bit 15	·						bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_				<u> </u>	<u> </u>	OC2MD	OC1MD
bit 7							bit 0
Legend:							
R = Readabl	le bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at	-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown
bit 15-10	Unimplemer	nted: Read as '	)'				
bit 9	IC2MD: Input	t Capture 2 Mod	lule Disable bit	t			
		oture 2 module oture 2 module					
bit 8	IC1MD: Input	t Capture 1 Mod	lule Disable bit	t			
	1 = Input Cap	oture 1 module	is disabled				
	0 = Input Cap	oture 1 module	is enabled				
bit 7-2	Unimplemer	nted: Read as '	)'				
bit 1	OC2MD: Out	put Compare 2	Module Disabl	e bit			
		ompare 2 modu ompare 2 modu					
bit 0	OC1MD: Out	put Compare 1	Module Disabl	e bit			
		ompare 1 modu ompare 1 modu					

<b>REGISTER 9</b>	-3: PMD3	: PERIPHER	AL MODULE		ONTROL RE	GISTER 3	
U-0	U-0	U-0	U-0	U-0	R/W-0	U-0	U-0
—	—	—	—	—	CMPMD	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR (1' = Bit is set		'1' = Bit is set		0' = Bit is cleared $x = Bit is unknown$			nown

bit 15-11	Unimplemented: Read as '0'
011 10-11	

bit 10	CMPMD: Analog Comparator Module Disable bit
	1 = Analog comparator module is disabled
	0 = Analog comparator module is enabled
bit 9-0	Unimplemented: Read as '0'

#### REGISTER 9-4: PMD4: PERIPHERAL MODULE DISABLE CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—		—		—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	R/W-0	U-0	U-0	U-0
—	—	—	—	REFOMD	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-4 Unimplemented: Read as '0'

bit 3 **REFOMD**: Reference Clock Generator Module Disable bit 1 = Reference clock generator module is disabled 0 = Reference clock generator module is enabled

bit 2-0 Unimplemented: Read as '0'

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—		—	PWM4MD	PWM3MD	PWM2MD	PWM1MD	
bit 15		÷					bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—			—		<u> </u>	<u> </u>		
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
bit 15-12	Unimpleme	nted: Read as '	כ'					
bit 11	PWM4MD: F	WM Generator	4 Module Disa	able bit				
		enerator 4 modu enerator 4 modu						
	• • • • • •							
bit 10	<b>PWM3MD</b> : PWM Generator 3 Module Disable bit 1 = PWM Generator 3 module is disabled							
			le is enabled					
	0 = PWM Ge	Ellerator o mouu	<b>PWM2MD</b> : PWM Generator 2 Module Disable bit					
bit 9				able bit				

	0 = PWM Generator 2 module is enabled
bit 8	PWM1MD: PWM Generator 1 Module Disable bit
	1 = PWM Generator 1 module is disabled
	0 = PWM Generator 1 module is enabled

bit 7-0 Unimplemented: Read as '0'

<b>REGISTER 9</b>	-6: PMD7	: PERIPHER		E DISABLE C	ONTROL RE	GISTER 7	
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	—	—	CMP4MD	CMP3MD	CMP2MD	CMP1MD
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 7				·	•		bit 0
Legend:							
R = Readable	R = Readable bit W = Writable bit		oit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown			

bit 15-12	Unimplemented: Read as '0'
bit 11	CMP4MD: Analog Comparator 4 Module Disable bit
	<ul><li>1 = Analog Comparator 4 module is disabled</li><li>0 = Analog Comparator 4 module is enabled</li></ul>
bit 10	CMP3MD: Analog Comparator 3 Module Disable bit
	<ul><li>1 = Analog Comparator 3 module is disabled</li><li>0 = Analog Comparator 3 module is enabled</li></ul>
bit 9	CMP2MD: Analog Comparator 2 Module Disable bit
	<ol> <li>1 = Analog Comparator 2 module is disabled</li> <li>0 = Analog Comparator 2 module is enabled</li> </ol>
bit 8	CMP1MD: Analog Comparator 1 Module Disable bit
	<ul><li>1 = Analog Comparator 1 module is disabled</li><li>0 = Analog Comparator 1 module is enabled</li></ul>
bit 7-0	Unimplemented: Read as '0'

# © 2008-2012 Microchip Technology Inc.

DS70318F-page 151

NOTES:

# 10.0 I/O PORTS

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 10. "I/O Ports" (DS70193) in the "dsPIC33F/PIC24H Family Reference Manual", which is available on Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

All of the device pins (except VDD, VSS, MCLR and OSC1/CLKI) are shared among the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

# 10.1 Parallel I/O (PIO) Ports

Generally a parallel I/O port that shares a pin with a peripheral is subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through", in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 10-1 shows how ports are shared with other peripherals and the associated I/O pin to which they are connected.


When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin can be read, but the output driver for the parallel port bit is disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin can be driven by a port.

All port pins have three registers directly associated with their operation as digital I/O. The data direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the latch (LATx) read the latch. Writes to the latch write the latch. Reads from the port (PORTx) read the port pins, while writes to the port pins write the latch.

Any bit and its associated data and control registers that are not valid for a particular device will be disabled. That means the corresponding LATx and TRISx registers and the port pin will read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is nevertheless regarded as a dedicated port because there is no other competing source of outputs.





# 10.2 Open-Drain Configuration

In addition to the PORT, LAT and TRIS registers for data control, some digital-only port pins can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (for example, 5V) on any desired 5V tolerant pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

Refer to **"Pin Diagrams"** for the available pins and their functionality.

# 10.3 Configuring Analog Port Pins

The ADPCFG and TRIS registers control the operation of the Analog-to-Digital (A/D) port pins. The port pins that are to function as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The ADPCFG register has a default value of 0x0000; therefore, all pins that share ANx functions are analog (not digital) by default.

When the PORT register is read, all pins configured as analog input channels will read as cleared (a low level).

Pins configured as digital inputs will not convert an analog input. Analog levels on any pin defined as a digital input (including the ANx pins) can cause the input buffer to consume current that exceeds the device specifications.

### 10.4 I/O Port Write/Read Timing

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically, this instruction would be a NOP. An example is shown in Example 10-1.

## 10.5 Input Change Notification

The input change notification function of the I/O ports allows the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 devices to generate interrupt requests to the processor in response to a Change-Of-State (COS) on selected input pins. This feature can detect input Change-Of-States even in Sleep mode, when the clocks are disabled. Depending on the device pin count, up to 30 external signals (CNx pin) can be selected (enabled) for generating an interrupt request on a Change-Of-State.

Four control registers are associated with the CN module. The CNEN1 and CNEN2 registers contain the interrupt enable control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin also has a weak pull-up connected to it. The pull-ups act as a current source connected to the pin, and eliminate the need for external resistors when the push button or keypad devices are connected. The pull-ups are enabled separately using the CNPU1 and CNPU2 registers, which contain the control bits for each of the CN pins. Setting any of the control bits enables the weak pull-ups for the corresponding pins.

**Note:** Pull-ups on change notification pins should always be disabled when the port pin is configured as a digital output.

#### EQUATION 10-1: PORT WRITE/READ EXAMPLE

MOV	0xFF00, W0	;	Configure PORTB<15:8> as inputs
MOV	W0, TRISBB	;	and PORTB<7:0> as outputs
NOP		;	Delay 1 cycle
BTSS	PORTB, #13	;	Next Instruction

## **10.6** Peripheral Pin Select

Peripheral pin select configuration enables peripheral set selection and placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, programmers can better tailor the microcontroller to their entire application, rather than trimming the application to fit the device.

The peripheral pin select configuration feature operates over a fixed subset of digital I/O pins. Programmers can independently map the input and/or output of most digital peripherals to any one of these I/O pins. Peripheral pin select is performed in software, and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping, once it has been established.

#### 10.6.1 AVAILABLE PINS

The peripheral pin select feature is used with a range of up to 30 pins. The number of available pins depends on the particular device and its pin count. Pins that support the peripheral pin select feature include the designation "RPn" in their full pin designation, where "RP" designates a remappable peripheral and "n" is the remappable pin number.

#### 10.6.2 CONTROLLING PERIPHERAL PIN SELECT

Peripheral pin select features are controlled through two sets of Special Function Registers: one to map peripheral inputs and another one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.

The association of a peripheral to a peripheral selectable pin is handled in two different ways, depending on whether an input or output is being mapped.


#### 10.6.2.1 Input Mapping

The inputs of the peripheral pin select options are mapped on the basis of the peripheral. A control register associated with a peripheral dictates the pin it will be mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 10-1 through Register 10-14). Each register contains sets of 6-bit fields, with each set associated with one of the remappable peripherals. Programming a given peripheral's bit field with an appropriate 6-bit value maps the RPn pin with that value to that peripheral. For any given device, the valid range of values for any bit field corresponds to the maximum number of peripheral pin selections supported by the device.

Figure 10-2 Illustrates remappable pin selection for U1RX input.

Note: For input mapping only, the Peripheral Pin Select (PPS) functionality does not have priority over the TRISx settings. Therefore, when configuring the RPx pin for input, the corresponding bit in the TRISx register must also be configured for input (i.e., set to '1').

#### FIGURE 10-2: REMAPPABLE MUX INPUT FOR U1RX




Input Name	Function Name	Register	Configuration Bits
External Interrupt 1	INT1	RPINR0	INT1R<5:0>
External Interrupt 2	INT2	RPINR1	INT2R<5:0>
Timer1 External Clock	T1CK	RPINR2	T1CKR<5:0>
Timer2 External Clock	T2CK	RPINR3	T2CKR<5:0>
Timer3 External Clock	T3CK	RPINR3	T3CKR<5:0>
Input Capture 1	IC1	RPINR7	IC1R<5:0>
Input Capture 2	IC2	RPINR7	IC2R<5:0>
Output Compare Fault A	OCFA	RPINR11	OCFAR<5:0>
UART1 Receive	U1RX	RPINR18	U1RXR<5:0>
UART1 Clear To Send	U1CTS	RPINR18	U1CTSR<5:0>
SPI Data Input 1	SDI1	RPINR20	SDI1R<5:0>
SPI Clock Input 1	SCK1	RPINR20	SCK1R<5:0>
SPI Slave Select Input 1	SS1	RPINR21	SS1R<5:0>
PWM Fault Input PWM1	FLT1	RPINR29	FLT1R<5:0>
PWM Fault Input PWM2	FLT2	RPINR30	FLT2R<5:0>
PWM Fault Input PWM3	FLT3	RPINR30	FLT3R<5:0>
PWM Fault Input PWM4	FLT4	RPINR31	FLT4R<5:0>
PWM Fault Input PWM5	FLT5	RPINR31	FLT5R<5:0>
PWM Fault Input PWM6	FLT6	RPINR32	FLT6R<5:0>
PWM Fault Input PWM7	FLT7	RPINR32	FLT7R<5:0>
PWM Fault Input PWM8	FLT8	RPINR33	FLT8R<5:0>
External Synchronization signal to PWM Master Time Base	SYNCI1	RPINR33	SYNCI1R<5:0>
External Synchronization signal to PWM Master Time Base	SYNCI2	RPINR34	SYNCI2R<5:0>

### TABLE 10-1: SELECTABLE INPUT SOURCES (MAPS INPUT TO Function)

### 10.6.2.2 Output Mapping

In contrast to inputs, the outputs of the peripheral pin select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPORx registers are used to control output mapping. Like the RPINRx registers, each register contains sets of 6-bit fields, with each set associated with one RPn pin (see Register 10-15 through Register 10-31). The value of the bit field corresponds to one of the peripherals, and that peripheral's output is mapped to the pin (see Table 10-2 and Figure 10-3).

The list of peripherals for output mapping also includes a null value of '00000' because of the mapping technique. This permits any given pin to remain unconnected from the output of any of the pin selectable peripherals.



#### TABLE 10-2: OUTPUT SELECTION FOR REMAPPABLE PIN (RPn)

Function	RPORn<5:0>	Output Name
NULL	000000	RPn tied to default port pin
U1TX	000011	RPn tied to UART1 transmit
U1RTS	000100	RPn tied to UART1 ready to send
SDO1	000111	RPn tied to SPI1 data output
SCK1	001000	RPn tied to SPI1 clock output
SS1	001001	RPn tied to SPI1 slave select output
OC1	010010	RPn tied to Output Compare 1
OC2	010011	RPn tied to Output Compare 2
SYNCO1	100101	RPn tied to external device synchronization signal via PWM master time base
REFCLKO	100110	REFCLK output signal
ACMP1	100111	RPn tied to Analog Comparator Output 1
ACMP2	101000	RPn tied to Analog Comparator Output 2
ACMP3	101001	RPn tied to Analog Comparator Output 3
ACMP4	101010	RPn tied to Analog Comparator Output 4
PWM4H	101100	RPn tied to PWM output pins associated with PWM Generator 4
PWM4L	101101	RPn tied to PWM output pins associated with PWM Generator 4

© 2008-2012 Microchip Technology Inc.

#### 10.6.2.3 Virtual Pins

dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 devices support four virtual RPn pins (RP32, RP33, RP34 and RP35), which are identical in functionality to all other RPn pins, with the exception of pinouts. These four pins are internal to the devices and are not connected to a physical device pin.

These pins provide a simple way for inter-peripheral connection without utilizing a physical pin. For example, the output of the analog comparator can be connected to RP32 and the PWM Fault input can be configured for RP32 as well. This configuration allows the analog comparator to trigger PWM Faults without the use of an actual physical pin on the device.

# 10.6.3 CONTROLLING CONFIGURATION CHANGES

Because peripheral remapping can be changed during run time, some restrictions on peripheral remapping are needed to prevent accidental configuration changes. dsPIC33F devices include three features to prevent alterations to the peripheral map:


- Control register lock sequence
- Continuous state monitoring
- Configuration bit pin select lock

#### 10.6.3.1 Control Register Lock

Under normal operation, writes to the RPINRx and RPORx registers are not allowed. Attempted writes appear to execute normally, but the contents of the registers remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the IOLOCK bit (OSCCON<6>). Setting IOLOCK prevents writes to the control registers; clearing IOLOCK allows writes.

To set or clear IOLOCK, a specific command sequence must be executed:

- 1. Write 0x46 to OSCCON<7:0>.
- 2. Write 0x57 to OSCCON<7:0>.
- 3. Clear (or set) IOLOCK as a single operation.



Unlike the similar sequence with the oscillator's LOCK bit, IOLOCK remains in one state until changed. This allows all of the peripheral pin selects to be configured with a single unlock sequence followed by an update to all control registers, then locked with a second lock sequence.

#### 10.6.3.2 Continuous State Monitoring

In addition to being protected from direct writes, the contents of the RPINRx and RPORx registers are constantly monitored in hardware by shadow registers. If an unexpected change in any of the registers occurs (such as cell disturbances caused by ESD or other external events), a Configuration Mismatch Reset will be triggered.

#### 10.6.3.3 Configuration Bit Pin Select Lock

As an additional level of safety, the device can be configured to prevent many write session to the RPINRx and RPORx registers. The IOL1WAY (FOSC<5>) Configuration bit blocks the IOLOCK bit from being cleared after it has been set once. If IOLOCK remains set, the register unlock procedure will not execute and the Peripheral Pin Select Control registers cannot be written to. The only way to clear the bit and re-enable peripheral remapping is to perform a device Reset.

In the default (unprogrammed) state, IOL1WAY is set, restricting users to one write session. Programming IOL1WAY allows user applications unlimited access (with the proper use of the unlock sequence) to the Peripheral Pin Select registers.

## 10.7 Peripheral Pin Select Registers

ThedsPIC33FJ06GS101/X02anddsPIC33FJ16GSX02/X04 families of devices implement34 registers for remappable peripheral configuration:

- 15 Input Remappable Peripheral Registers
- 19 Output Remappable Peripheral Registers

Note: Input and output register values can only be changed if OSCCON<IOLOCK> = 0. See Section 10.6.3.1 "Control Register Lock" for a specific command sequence. Not all output remappable peripheral registers are implemented on all devices. See the specific register description for further details.

### REGISTER 10-1: RPINR0: PERIPHERAL PIN SELECT INPUT REGISTER 0

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—			INT1	R<5:0>		
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 7							bit 0

#### Legend:

R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### bit 15-14 Unimplemented: Read as '0'

bit 13-8 INT1R<5:0>: Assign External Interrupt 1 (INTR1) to the Corresponding RPn Pin bits

bit 7-0 Unimplemented: Read as '0'

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	_		—	_		
bit 15							bit 8	
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
—	—			INT2	R<5:0>			
bit 7							bit 0	
Legend:								
R = Readab	ole bit	W = Writable I	oit	U = Unimpler	mented bit, read	as '0'		
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	'0' = Bit is cleared		x = Bit is unknown	
bit 15-6	Unimplemen	ted: Read as '	)'					
bit 5-0	INT2R<5:0>:	Assign Externa	al Interrupt 2	(INTR2) to the	Corresponding I	RPn Pin bits		
	111111 = Ing	out tied to Vss						
		out tied to RP35						
		out tied to RP34						
		out tied to RP33						
	•	out tied to RP32						
	•							
	•							

#### REGISTER 10-2: RPINR1: PERIPHERAL PIN SELECT INPUT REGISTER 1

00000 = Input tied to RP0

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	_			T3CK	(R<5:0>		
bit 15							bit 8
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—				T2CK	(R<5:0>		
bit 7							bit (
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nwn
bit 15-14	Unimplemen	ted: Read as '	0'				
bit 13-8	-			ck (T3CK) to th	he Correspond	ling RPn Pin bits	2
DIL 13-0		but tied to Vss			ne correspond		5
		but tied to VSS	5				
		out tied to RP34					
		out tied to RP33					
		out tied to RP32					
	•						
	•						
	•						
	00000 = Inpu	It tied to RP0					
bit 7-6	Unimplemen	ted: Read as '	0'				
bit 5-0	-			ck (T2CK) to t	he Correspond	ling RPn Pin bit	S
		out tied to Vss					-
		out tied to RP3	5				
		out tied to RP34					
		out tied to RP33					
		out tied to RP32					
	•						
	•						
	•						
	00000 = Inpu	It tied to RP0					
	00000 – mpc						

# REGISTER 10-3: RPINR3: PERIPHERAL PIN SELECT INPUT REGISTER 3

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
_	—			IC2F	R<5:0>					
bit 15							bit			
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
_	—			IC1F	R<5:0>					
bit 7							bit			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, rea	ad as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown			
bit 15-14	Unimplemen	ted: Read as '	0'							
bit 13-8	IC2R<5:0>: A	ssign Input Ca	apture 2 (IC2)	to the Correspo	onding RPn Pi	in bits				
	111111 = Input tied to Vss									
	100011 = Input tied to RP35									
		ut tied to RP34								
		ut tied to RP3								
		ut tied to RP3								
	•									
	•									
	•									
	00000 = Inpu	t tied to RP0								
bit 7-6	Unimplemen	ted: Read as '	0'							
bit 5-0	IC1R<5:0>: A	ssign Input Ca	apture 1 (IC1)	to the Correspo	onding RPn Pi	in bits				
					C					
	111111 = Input tied to Vss 100011 = Input tied to RP35									
	100011 = Input tied to RP35 100010 = Input tied to RP34									
	•	out tied to RP3								
		out tied to RP3								
	•									
	•									
	-									
	•									
	00000 = Inpu	I LIEU IO KPU								

## REGISTER 10-4: RPINR7: PERIPHERAL PIN SELECT INPUT REGISTER 7

## REGISTER 10-5: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	_	—	_	—	—	—
bit 15							bit 8
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
				OCFA	AR<5:0>		
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	l as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-6	Unimplemen	ted: Read as '	0'				
bit 5-0	OCFAR<5:0>	Assign Outpu	it Capture A (	OCFA) to the O	Corresponding F	RPn Pin bits	
	111111 = Inp	out tied to Vss					
	100011 = Inp	out tied to RP35	5				
	100010 = Inp	out tied to RP34	1				
	100001 = Inp	out tied to RP33	3				
		out tied to RP32					
	•						
	•						
	•						

00000 =Input tied to RP0

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
_	_			U1CTS	SR<5:0>					
bit 15							bit 8			
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1			
	—			U1RX	(R<5:0>					
bit 7							bit			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, rea	ıd as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unki	nown			
bit 15-14	-	ted: Read as '								
bit 13-8	U1CTSR<5:0>: Assign UART1 Clear to Send (U1CTS) to the Corresponding RPn Pin bits									
	111111 = Input tied to Vss									
		100011 = Input tied to RP35								
		out tied to RP34								
		out tied to RP33								
	100000 = Inp	out tied to RP32	2							
	•									
	•									
	•									
	00000 = Inpu	It tied to RP0								
bit 7-6	Unimplemen	ted: Read as '	0'							
bit 5-0	U1RXR<5:0>	: Assign UART	1 Receive (U	1RX) to the Co	rresponding R	Pn Pin bits				
	111111 = Ing	out tied to Vss								
	100011 = Input tied to VSS									
	100010 = Input tied to RP34									
	100001 = Inp	out tied to RP33	3							
	100000 = Inp	out tied to RP32	2							
	•									
	•									
	•									
	00000 = Inpu	It tied to RP0								

## REGISTER 10-6: RPINR18: PERIPHERAL PIN SELECT INPUT REGISTER 18

	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—			SCK1	R<5:0>		
bit 15							bit
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	—			SDI1I	R<5:0>		
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable I	bit	U = Unimplen	nented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
	100011 = Inp 100010 = Inp 100001 = Inp 100000 = Inp	but tied to Vss but tied to RP35 but tied to RP34 but tied to RP33 but tied to RP32	3				
	100011 = Inp 100010 = Inp 100001 = Inp 100000 = Inp • • • •	t tied to RP35 but tied to RP34 but tied to RP33 but tied to RP32 t tied to RP32	L 3 2				
bit 7-6 bit 5-0	100011 = Inp 100010 = Inp 100001 = Inp 100000 = Inp • • • • • • • • • • • • • • • • • • •	t tied to RP35 but tied to RP34 but tied to RP33 but tied to RP32 t tied to RP0 <b>ted:</b> Read as '0 Assign SPI1 D but tied to Vss	) ) ata Input (SDI	1) to the Corre	esponding RPn	Pin bits	
	100011 = Inp 100010 = Inp 100000 = Inp • • • • • • • • • • • • • • • • • • •	t tied to RP35 but tied to RP34 but tied to RP33 but tied to RP32 t tied to RP0 <b>ted:</b> Read as '0 Assign SPI1 D	)' ata Input (SDI	1) to the Corre	sponding RPn	Pin bits	
	100011 = Inp 100010 = Inp 100001 = Inp 100000 = Inp • • • • • • • • • • • • • • • • • • •	t tied to RP35 but tied to RP34 but tied to RP33 but tied to RP32 t tied to RP0 <b>ted:</b> Read as '0 Assign SPI1 D but tied to Vss but tied to RP35 but tied to RP34 but tied to RP33	)' ata Input (SDI	1) to the Corre	esponding RPn	Pin bits	
	100011 = Inp 100010 = Inp 100000 = Inp • • • • • • • • • • • • • • • • • • •	t tied to RP35 but tied to RP34 but tied to RP33 but tied to RP33 but tied to RP32 t tied to RP0 <b>ted:</b> Read as '0 Assign SPI1 D but tied to RP35 but tied to RP34 but tied to RP32 but tied to RP32	)' ata Input (SDI	1) to the Corre	esponding RPn	Pin bits	

## REGISTER 10-7: RPINR20: PERIPHERAL PIN SELECT INPUT REGISTER 20

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	_	—	—	—
bit 15						·	bit 8
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—			SS1I	R<5:0>		
bit 7							bit C
Legend:							
R = Readat	ole bit	W = Writable I	oit	U = Unimpler	mented bit, read	l as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-6	Unimplemen	ted: Read as '	)'				
bit 5-0	SS1R<5:0>:	Assign SPI1 Sla	ave Select In	put (SS1IN) to f	the Correspond	ing RPn Pin bit	S
	111111 = Inp	out tied to Vss					
	100011 = Inp	out tied to RP35	i				
		out tied to RP34					
	•	out tied to RP33					
	100000 = Inp	out tied to RP32	2				
	•						
	•						
	•						

### REGISTER 10-8: RPINR21: PERIPHERAL PIN SELECT INPUT REGISTER 21

00000 = Input tied to RP0

DS70318F-page 166

	•••••••••••						
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—			FLT1I	R<5:0>		
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_	—	_	—	—	—	—
bit 7							bit 0
Legend:							
R = Readable b	R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown				

# REGISTER 10-9: RPINR29: PERIPHERAL PIN SELECT INPUT REGISTER 29

bit 13-8	FLT1R<5:0>: Assign PWM Fault Input 1 (FLT1) to the Corresponding RPn Pin bits
	111111 = Input tied to Vss
	100011 = Input tied to RP35
	100010 = Input tied to RP34
	100001 = Input tied to RP33
	100000 = Input tied to RP32
	•
	•
	•
	00000 = Input tied to RP0
bit 7-0	Unimplemented: Read as '0'

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	_			FLT3	R<5:0>		
bit 15							bit
			<b>D</b> 444 4		<b>D</b> 444 4		
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
 bit 7				FLIZ	R<5:0>		bit
							Dit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, re	ad as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unki	nown
bit 15-14	Unimpleme	ented: Read as '	כ'				
1 1 40 0			- 111 101	ELT2) to the Co	arrocponding	RPn Pin hite	
Dit 13-8	FLT3R<5:0	>: Assign PWM F	-ault input 3 (	rL13) to the Ct	Jiresponding		
DIT 13-8		Assign PWM F nput tied to Vss	-ault Input 3 (		Siresponding		
bit 13-8	111111 <b>=  </b>	-			biresponding		
Dit 13-8	111111 =   100011 =   100010 =	nput tied to Vss nput tied to RP35 nput tied to RP34	5		Jiresponding		
dit 13-8	111111 =   100011 =   100010 =   100001 =	nput tied to Vss nput tied to RP35 nput tied to RP34 nput tied to RP33	5		Jiresponding		
DIT 13-8	111111 =   100011 =   100010 =   100001 =	nput tied to Vss nput tied to RP35 nput tied to RP34	5		Jiresponding		
DIT 13-8	111111 =   100011 =   100010 =   100001 =	nput tied to Vss nput tied to RP35 nput tied to RP34 nput tied to RP33	5		orresponding		
DIT 13-8	111111 =   100011 =   100010 =   100001 =   100000 =	nput tied to Vss nput tied to RP35 nput tied to RP34 nput tied to RP33	5		onesponding		
DIT 13-8	111111 =   100011 =   100010 =   100001 =   100000 =	nput tied to Vss nput tied to RP35 nput tied to RP34 nput tied to RP33	5		arresponding		
DIT 13-8	111111 =   100011 =   100010 =   100000 =   •	nput tied to Vss nput tied to RP35 nput tied to RP34 nput tied to RP33	5		Shesponding		
	111111 =   100011 =   100010 =   100000 =   • • • •	nput tied to Vss nput tied to RP35 nput tied to RP34 nput tied to RP33 nput tied to RP33	5		orresponding		
bit 7-6	111111 =   100011 =   100010 =   100000 =   00000 =   Unimplement	nput tied to Vss nput tied to RP35 nput tied to RP34 nput tied to RP33 nput tied to RP32 put tied to RP0 ented: Read as '(	5  -  -				
	111111 =   100011 =   100010 =   100000 =   00000 = In Unimpleme FLT2R<5:0	nput tied to Vss nput tied to RP35 nput tied to RP34 nput tied to RP33 nput tied to RP32 put tied to RP0 ented: Read as '0	5  -  -				
bit 7-6	111111 =   100011 =   100010 =   100000 =   00000 =  n Unimpleme FLT2R<5:0 111111 =	nput tied to Vss nput tied to RP35 nput tied to RP34 nput tied to RP33 nput tied to RP32 put tied to RP0 ented: Read as '0 >: Assign PWM F nput tied to Vss	5 3 2 5 7 Fault Input 2 (				
bit 7-6	111111 =   100011 =   100010 =   100000 =   00000 =  n Unimplement FLT2R<5:0 111111 =   100011 =	nput tied to Vss nput tied to RP35 nput tied to RP33 nput tied to RP33 nput tied to RP32 put tied to RP0 ented: Read as '0 >: Assign PWM F nput tied to Vss nput tied to RP35	5 3 2 5 <sup>7</sup> ault Input 2 (				
bit 7-6	<pre>111111 =   100011 =   100010 =   100000 =   100000 =  </pre>	nput tied to Vss nput tied to RP35 nput tied to RP33 nput tied to RP33 nput tied to RP32 put tied to RP0 ented: Read as '0 >: Assign PWM F nput tied to Vss nput tied to RP35 nput tied to RP34	5 3 2 5 Fault Input 2 (				
bit 7-6	<pre>111111 =   100011 =   100010 =   100000 =   100000 =  </pre>	nput tied to Vss nput tied to RP35 nput tied to RP33 nput tied to RP33 nput tied to RP32 put tied to RP32 put tied to RP35 nput tied to RP35 nput tied to RP35 nput tied to RP35	5 3 2 5 7 7 7 8 8 8				
bit 7-6	<pre>111111 =   100011 =   100010 =   100000 =   100000 =  </pre>	nput tied to Vss nput tied to RP35 nput tied to RP33 nput tied to RP33 nput tied to RP32 put tied to RP0 ented: Read as '0 >: Assign PWM F nput tied to Vss nput tied to RP35 nput tied to RP34	5 3 2 5 7 7 7 8 8 8				
bit 7-6	<pre>111111 =   100011 =   100010 =   100000 =   100000 =  </pre>	nput tied to Vss nput tied to RP35 nput tied to RP33 nput tied to RP33 nput tied to RP32 put tied to RP32 put tied to RP35 nput tied to RP35 nput tied to RP35 nput tied to RP35	5 3 2 5 7 7 7 8 8 8				
bit 7-6	<pre>111111 =   100011 =   100010 =   100000 =   100000 =  </pre>	nput tied to Vss nput tied to RP35 nput tied to RP33 nput tied to RP33 nput tied to RP32 put tied to RP32 put tied to RP35 nput tied to RP35 nput tied to RP35 nput tied to RP35	5 3 2 5 7 7 7 8 8 8				

# REGISTER 10-10: RPINR30: PERIPHERAL PIN SELECT INPUT REGISTER 30

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	—			FLT5	R<5:0>		
bit 15							bit
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—			FLT4	R<5:0>		
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable I	oit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
hit 15-1/	Unimplemen	ted. Read as '(	ı'				
bit 15-14	-	ted: Read as '0					
bit 13-8	FLT5R<5:0>:	Assign PWM F	Fault Input 5 (I	FLT5) to the Co	orresponding F	RPn Pin bits	
	111111 <b>= Inp</b>	ut tied to Vee					
		out tied to VSS	j				
	100011 = Inp						
	100011 = Inp 100010 = Inp	out tied to RP35	ŀ				
	100011 = Inp 100010 = Inp 100001 = Inp	out tied to RP35 out tied to RP34					
	100011 = Inp 100010 = Inp 100001 = Inp	out tied to RP35 out tied to RP34 out tied to RP33					
	100011 = Inp 100010 = Inp 100001 = Inp	out tied to RP35 out tied to RP34 out tied to RP33					
	100011 = Inp 100010 = Inp 100001 = Inp	out tied to RP35 out tied to RP34 out tied to RP33					
	100011 = Inp 100010 = Inp 100001 = Inp	but tied to RP35 but tied to RP34 but tied to RP33 but tied to RP32					
bit 7-6	100011 = Inp 100010 = Inp 100001 = Inp 100000 = Inp • • •	but tied to RP35 but tied to RP34 but tied to RP33 but tied to RP32					
	100011 = Inp 100010 = Inp 100001 = Inp 100000 = Inp • • • 00000 = Inpu Unimplemen	but tied to RP35 but tied to RP34 but tied to RP33 but tied to RP32 ht tied to RP0 ted: Read as '0	, ,	FI T4) to the Co	prresponding F	Pn Pin hits	
bit 7-6 bit 5-0	100011 = Inp 100010 = Inp 100001 = Inp 100000 = Inp • • • • • • • • • • • • • • • • • • •	but tied to RP35 but tied to RP34 but tied to RP33 but tied to RP32 tt tied to RP0 <b>ted:</b> Read as '0 Assign PWM F	, ,	FLT4) to the Co	prresponding F	RPn Pin bits	
	100011 = Inp 100010 = Inp 100001 = Inp 100000 = Inp • • • • • • • • • • • • • • • • • • •	but tied to RP35 but tied to RP34 but tied to RP33 but tied to RP32 ti tied to RP0 ted: Read as '0 Assign PWM F but tied to Vss	)' Fault Input 4 (I	FLT4) to the Co	orresponding F	RPn Pin bits	
	100011 = Inp 100010 = Inp 100001 = Inp 100000 = Inp • • • • • • • • • • • • • • • • • • •	but tied to RP35 but tied to RP34 but tied to RP33 but tied to RP32 tit tied to RP0 <b>ted:</b> Read as '0 Assign PWM F but tied to Vss but tied to RP35	) <sup>,</sup> Fault Input 4 (I	FLT4) to the Co	orresponding F	RPn Pin bits	
	100011 = Inp 100010 = Inp 100001 = Inp 100000 = Inp • • • • • • • • • • • • • • • • • • •	but tied to RP35 but tied to RP34 but tied to RP33 but tied to RP32 tit tied to RP0 <b>ted:</b> Read as '0 Assign PWM F but tied to Vss but tied to RP35 but tied to RP34	) <sup>)</sup> Fault Input 4 (I	FLT4) to the Co	orresponding F	RPn Pin bits	
	100011 = Inp 100010 = Inp 100001 = Inp 100000 = Inp • • • • • • • • • • • • • • • • • • •	but tied to RP35 but tied to RP34 but tied to RP33 but tied to RP32 but tied to RP32 tit tied to RP0 <b>ted:</b> Read as '0 Assign PWM F but tied to Vss but tied to RP35 but tied to RP34 but tied to RP33	) <sup>)</sup> Fault Input 4 (I	FLT4) to the Co	orresponding F	RPn Pin bits	
	100011 = Inp 100010 = Inp 100001 = Inp 100000 = Inp • • • • • • • • • • • • • • • • • • •	but tied to RP35 but tied to RP34 but tied to RP33 but tied to RP32 tit tied to RP0 <b>ted:</b> Read as '0 Assign PWM F but tied to Vss but tied to RP35 but tied to RP34	) <sup>)</sup> Fault Input 4 (I	FLT4) to the Co	orresponding F	۲Pn Pin bits	
	100011 = Inp 100010 = Inp 100001 = Inp 100000 = Inp • • • • • • • • • • • • • • • • • • •	but tied to RP35 but tied to RP34 but tied to RP33 but tied to RP32 but tied to RP32 tit tied to RP0 <b>ted:</b> Read as '0 Assign PWM F but tied to Vss but tied to RP35 but tied to RP34 but tied to RP33	) <sup>)</sup> Fault Input 4 (I	FLT4) to the Co	orresponding F	የPn Pin bits	
	100011 = Inp 100010 = Inp 100001 = Inp 100000 = Inp • • • • • • • • • • • • • • • • • • •	but tied to RP35 but tied to RP34 but tied to RP33 but tied to RP32 but tied to RP32 tit tied to RP0 <b>ted:</b> Read as '0 Assign PWM F but tied to Vss but tied to RP35 but tied to RP34 but tied to RP33	) <sup>)</sup> Fault Input 4 (I	<sup>-</sup> LT4) to the Co	orresponding F	RPn Pin bits	
	100011 = Inp 100010 = Inp 100001 = Inp 100000 = Inp • • • • • • • • • • • • • • • • • • •	but tied to RP35 but tied to RP34 but tied to RP33 but tied to RP33 but tied to RP32 tit tied to RP0 <b>ted:</b> Read as '0 Assign PWM F but tied to RP35 but tied to RP34 but tied to RP33 but tied to RP32	) <sup>)</sup> Fault Input 4 (I	<sup>-</sup> LT4) to the Co	orresponding F	Pn Pin bits	

# REGISTER 10-11: RPINR31: PERIPHERAL PIN SELECT INPUT REGISTER 31

Legend:	U-0 —	R/W-1	R/W-1	R/W-1	R<5:0> R/W-1 R<5:0>	R/W-1	bit R/W-1		
U-0 — bit 7 Legend:	_	R/W-1	R/W-1			R/W-1			
bit 7 Legend:	_	R/W-1	R/W-1			R/W-1	R/W-1		
bit 7	_	R/W-1	R/W-1			R/W-1	R/W-1		
-				FLIG	R<5:0>				
Legend:							bit		
<b>Legend:</b> R = Readable							Dit		
R = Readable									
	bit	W = Writable b	it	U = Unimplen	nented bit, rea	ad as '0'			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown		
bit 15-14	Unimpleme	ented: Read as '0	,						
bit 13-8	FLT7R<5:0	>: Assign PWM F	ault Input 7 (	(FLT7) to the Co	orresponding	RPn Pin bits			
	111111 = <b>I</b> I	nput tied to Vss							
	100011 = H	nput tied to RP35							
		nput tied to RP34							
		nput tied to RP33							
	100000 = H	nput tied to RP32							
	•								
	•								
	•								
	00000 = Ing	out tied to RP0							
bit 7-6	Unimpleme	ented: Read as '0	,						
bit 5-0	FLT6R<5:0	>: Assign PWM F	ault Input 6 (	(FLT6) to the Co	orresponding	RPn Pin bits			
		nput tied to Vss		(1 210) to the oc	shooponding				
	100011 = Input tied to RP35 100010 = Input tied to RP34								
		nput tied to RP33							
		nput tied to RP32							
	•								
	•								
	•								
	00000 - 10	out tied to RP0							

# REGISTER 10-12: RPINR32: PERIPHERAL PIN SELECT INPUT REGISTER 32

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—			SYNCI	1R<5:0>		
bit 15							bit
		<b>-</b>		-	<b>D M M M</b>	-	
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—				FLT8	R<5:0>		
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, read	1 as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown
bit 15-14	Unimplemer	nted: Read as '	כי				
bit 13-8	SYNCI1R<5:	:0>: Assign PWI	M Master Tim	e Base Externa	al Synchronizat	ion Signal to th	e
		ng RPn Pin bits				enginar te tr	
	111111 <b>– I</b> n	put tied to Vss					
	— III						
	100011 <b>= In</b>	put tied to RP35					
	100011 = Inj 100010 = Inj	put tied to RP35 put tied to RP34	ŀ				
	100011 = Inj 100010 = Inj 100001 = Inj	put tied to RP35 put tied to RP34 put tied to RP33	L 3				
	100011 = Inj 100010 = Inj 100001 = Inj	put tied to RP35 put tied to RP34	L 3				
	100011 = Inj 100010 = Inj 100001 = Inj	put tied to RP35 put tied to RP34 put tied to RP33	L 3				
	100011 = Inj 100010 = Inj 100001 = Inj	put tied to RP35 put tied to RP34 put tied to RP33	L 3				
	100011 = In 100010 = In 100001 = In 100000 = In	put tied to RP35 put tied to RP34 put tied to RP33 put tied to RP32	L 3				
	100011 = Inj 100010 = Inj 100001 = Inj 00000 = Inj 000000 = Inju	put tied to RP35 put tied to RP34 put tied to RP33 put tied to RP32 ut tied to RP32	4 3 2				
	100011 = Inj 100010 = Inj 100001 = Inj 00000 = Inj 000000 = Inpu Unimplemen	put tied to RP35 put tied to RP34 put tied to RP33 put tied to RP32 ut tied to RP30 ntted: Read as '(	L 3 2				
bit 7-6 bit 5-0	100011 = Inj 100010 = Inj 100001 = Inj 00000 = Inj 00000 = Inpu Unimplemen FLT8R<5:0>	put tied to RP35 put tied to RP34 put tied to RP33 put tied to RP32 ut tied to RP30 nted: Read as '0 : Assign PWM F	L 3 2	FLT8) to the Co	prresponding R	Pn Pin bits	
	100011 = Inj 100010 = Inj 100001 = Inj 100000 = Inj • • • • • • • • • • • • • • • • • • •	put tied to RP35 put tied to RP34 put tied to RP33 put tied to RP32 ut tied to RP0 nted: Read as '0 : Assign PWM F put tied to Vss	i 3 2 5) Fault Input 8 (I	FLT8) to the Co	prresponding R	Pn Pin bits	
	100011 = In 100010 = In 100001 = In 100000 = In • • • • • • • • • • • • •	put tied to RP35 put tied to RP34 put tied to RP33 put tied to RP32 ut tied to RP0 nted: Read as '0 : Assign PWM F put tied to Vss put tied to RP35	i 3 2 5 Fault Input 8 (I	FLT8) to the Co	prresponding R	Pn Pin bits	
	100011 = In 100010 = In 100001 = In 100000 = In • • • • • • • • • • • • •	put tied to RP35 put tied to RP34 put tied to RP33 put tied to RP32 ut tied to RP0 nted: Read as '0 : Assign PWM F put tied to Vss put tied to RP35 put tied to RP34	i 3 2 5 Fault Input 8 (I 5	FLT8) to the Co	prresponding R	Pn Pin bits	
	100011 = In 100010 = In 100001 = In 100000 = In • • • • • • • • • • • • •	put tied to RP35 put tied to RP34 put tied to RP33 put tied to RP32 ut tied to RP32 ut tied to RP0 nted: Read as '0 : Assign PWM F put tied to Vss put tied to RP35 put tied to RP34 put tied to RP33	1 3 2 5 7 7 8 7 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	FLT8) to the Co	prresponding R	Pn Pin bits	
	100011 = In 100010 = In 100001 = In 100000 = In • • • • • • • • • • • • •	put tied to RP35 put tied to RP34 put tied to RP33 put tied to RP32 ut tied to RP0 nted: Read as '0 : Assign PWM F put tied to Vss put tied to RP35 put tied to RP34	1 3 2 5 7 7 8 7 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	FLT8) to the Co	prresponding R	Pn Pin bits	
	100011 = In 100010 = In 100001 = In 100000 = In • • • • • • • • • • • • •	put tied to RP35 put tied to RP34 put tied to RP33 put tied to RP32 ut tied to RP32 ut tied to RP0 nted: Read as '0 : Assign PWM F put tied to Vss put tied to RP35 put tied to RP34 put tied to RP33	1 3 2 5 7 7 8 7 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	FLT8) to the Co	prresponding R	Pn Pin bits	
	100011 = In 100010 = In 100001 = In 100000 = In • • • • • • • • • • • • •	put tied to RP35 put tied to RP34 put tied to RP33 put tied to RP32 ut tied to RP32 ut tied to RP0 nted: Read as '0 : Assign PWM F put tied to Vss put tied to RP35 put tied to RP34 put tied to RP33	1 3 2 5 7 7 8 7 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	FLT8) to the Co	prresponding R	Pn Pin bits	
	100011 = In 100010 = In 100001 = In 100000 = In • • • • • • • • • • • • •	put tied to RP35 put tied to RP34 put tied to RP33 put tied to RP32 ut tied to RP32 ut tied to RP0 nted: Read as '0 : Assign PWM F put tied to Vss put tied to RP35 put tied to RP34 put tied to RP33	1 3 2 5 7 7 8 7 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	FLT8) to the Co	prresponding R	Pn Pin bits	

## REGISTER 10-13: RPINR33: PERIPHERAL PIN SELECT INPUT REGISTER 33

REGISTER	(10-14. KFINK	34. FERIFIC			I REGISTER	. 34	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	_	—
bit 15							bit 8
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—			SYNC	I2R<5:0>		
bit 7							bit 0
Legend:							
R = Readat	ole bit	W = Writable I	bit	U = Unimpler	mented bit, read	1 as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15-6	Unimplemen	ted: Read as '0	כי				
bit 5-0	SYNCI2R<5:	<b>0&gt;:</b> Assign PWI	M Master Tin	ne Base Extern	al Synchronizat	ion Signal to th	е
	Correspondin	g RPn Pin bits					
	111111 = Inp	out tied to Vss					
	100011 <b>= Inp</b>	out tied to RP35	5				

# REGISTER 10-14: RPINR34: PERIPHERAL PIN SELECT INPUT REGISTER 34

Corresponding RPn Pin bits
111111 = Input tied to Vss
100011 = Input tied to RP35
100010 = Input tied to RP34
100001 = Input tied to RP33
100000 = Input tied to RP32
•
•
•

00000 = Input tied to RP0

### REGISTER 10-15: RPOR0: PERIPHERAL PIN SELECT OUTPUT REGISTER 0

					<b>5</b> / 1 / 2		
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP1I	R<5:0>		
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—			RP0	R<5:0>		
bit 7	•						bit 0
Legend:							

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8	<b>RP1R&lt;5:0&gt;:</b> Peripheral Output Function is Assigned to RP1 Output Pin bits
	(see Table 10-2 for peripheral function numbers)

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP0R<5:0>:** Peripheral Output Function is Assigned to RP0 Output Pin bits (see Table 10-2 for peripheral function numbers)

#### REGISTER 10-16: RPOR1: PERIPHERAL PIN SELECT OUTPUT REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP3R<5:0>					
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP2R<5:0>					
bit 7							bit 0

Legend:				
R = Readable bit	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14	Unimplemented: Read as '0'
bit 13-8	<b>RP3R&lt;5:0&gt;:</b> Peripheral Output Function is Assigned to RP3 Output Pin bits (see Table 10-2 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
bit 5-0	<b>RP2R&lt;5:0&gt;:</b> Peripheral Output Function is Assigned to RP2 Output Pin bits (see Table 10-2 for peripheral function numbers)

## REGISTER 10-17: RPOR2: PERIPHERAL PIN SELECT OUTPUT REGISTER 2

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—		RP5R<5:0>					
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	—		RP4R<5:0>					
bit 7							bit 0	

Legend:				
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14 Unimplemented: Read as '0'

- bit 13-8 **RP5R<5:0>:** Peripheral Output Function is Assigned to RP5 Output Pin bits (see Table 10-2 for peripheral function numbers)
- bit 7-6 Unimplemented: Read as '0'
- bit 5-0 **RP4R<5:0>:** Peripheral Output Function is Assigned to RP4 Output Pin bits (see Table 10-2 for peripheral function numbers)

# REGISTER 10-18: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTER 3

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	_		RP7R<5:0>						
bit 15							bit 8		
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	—		RP6R<5:0>						
bit 7							bit 0		
Legend:									
R = Readabl	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown			
			- 1						
bit 15-14	Unimpleme	ented: Read as '	0,						
bit 13-8		<b>RP7R&lt;5:0&gt;:</b> Peripheral Output Function is Assigned to RP7 Output Pin bits (see Table 10-2 for peripheral function numbers)							

bit 5-0	RP6R<5:0>: Peripheral Output Function is Assigned to RP6 Output Pin bits
	(see Table 10-2 for peripheral function numbers)

### REGISTER 10-19: RPOR4: PERIPHERAL PIN SELECT OUTPUT REGISTER 4

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	—		RP9R<5:0>						
bit 15							bit 8		
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	—			RP8F	R<5:0>				
bit 7					bit 0				
Legend:									
$P = P_{\text{part}}$									

R = Readable bit	= Readable bit W = Writable bit		d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	<b>RP9R&lt;5:0&gt;:</b> Peripheral Output Function is Assigned to RP9 Output Pin bits (see Table 10-2 for peripheral function numbers)
bit 7-6	Unimplemented: Read as '0'
bit 5-0	<b>RP8R&lt;5:0&gt;:</b> Peripheral Output Function is Assigned to RP8 Output Pin bits (see Table 10-2 for peripheral function numbers)

Note 1: This register is not implemented in the dsPIC33FJ06GS101 device.

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	_		RP11R<5:0>						
bit 15							bit 8		
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	—			RP10	R<5:0>				
bit 7							bit 0		
Legend:									
R = Readabl	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown		
bit 15-14	Unimplemen	ted: Read as '	0'						
bit 13-8		: Peripheral Ou -2 for peripheration	•	is Assigned to mbers)	RP11 Output F	Pin bits			
bit 7-6	Unimplemented: Read as '0'								
bit 5-0		: Peripheral Ou -2 for periphera	•	is Assigned to mbers)	RP10 Output F	Pin bits			
Note 1: T	his register is n	ot implement	ed in the dsF	PIC33FJ06GS1	01 device.				

### REGISTER 10-21: RPOR6: PERIPHERAL PIN SELECT OUTPUT REGISTER 6

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	_		RP13R<5:0>						
bit 15	ŀ						bit		
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	—			RP12	R<5:0>				
bit 7							bit (		
Legend:									
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'			
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 15-14	Unimplemer	nted: Read as '	0'						
bit 13-8		<ul> <li>Peripheral Ou</li> <li>for peripheral</li> </ul>	•	•	RP13 Output F	Pin bits			
bit 7-6	Unimplemer	nted: Read as '	0'						
bit 5-0		•: Peripheral Ou 0-2 for periphera	•	•	RP12 Output F	Pin bits			
Note 1: T	his register is r	not implement	ed in the dsF	PIC33FJ06GS1	01 device.				

# REGISTER 10-22: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTER 7

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	—		RP15R<5:0>							
bit 15		·					bit 8			
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	—			RP14	R<5:0>					
bit 7		·					bit 0			
Legend:										
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'				
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15-14	Unimplemen	nted: Read as '	0'							
bit 13-8		: Peripheral Ou -2 for periphera		is Assigned to mbers)	RP15 Output I	Pin bits				
bit 7-6	Unimplemented: Read as '0'									
bit 5-0		: Peripheral Ou -2 for periphera		is Assigned to mbers)	RP14 Output I	Pin bits				
Note 1: Th	is register is n	not implement	ed in the dsF	PIC33FJ06GS1	01 device.					

#### REGISTER 10-23: RPOR8: PERIPHERAL PIN SELECT OUTPUT REGISTER 8

		<b>D</b> 444 a	D MAL A	D M M A	<b>D</b> 444 0	D 4 4 4 0	D 11/ 0			
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—	—		RP17R<5:0>							
bit 15							bit 8			
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
0-0	0-0	10/00-0	10,00-0			10/00-0				
				KP 10	6R<5:0>					
bit 7							bit 0			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'				
-n = Value at	POR	'1' = Bit is set '0' = Bit is cle		ared	x = Bit is unkr	nown				
bit 15-14	Unimpleme	nted: Read as '	0'							
bit 13-8		Peripheral Out 0-2 for peripheral	-	•	RP17 Output I	Pin bits				
bit 7-6	Unimpleme	nted: Read as '	0'							
bit 5-0		<ul> <li>Peripheral Out</li> <li>0-2 for peripheral</li> </ul>	-	•	RP16 Output I	Pin bits				
Note 1: Th	nis register is im	plemented in de	sPIC33FJ16G	S404 and dsPI	IC33FJ16GS50	4 devices only.				

REGISTER 10-24:	<b>RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTER 9</b>
-----------------	---

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
_	_		RP19R<5:0>						
bit 15							bit 8		
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	—			RP18	R<5:0>				
bit 7							bit 0		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown		
bit 15-14	Unimplemer	nted: Read as '	0'						
bit 13-8		•: Peripheral Ou 0-2 for periphera		•	RP19 Output F	Pin bits			
bit 7-6	Unimplemer	Unimplemented: Read as '0'							
bit 5-0		: Peripheral Ou )-2 for periphera			RP18 Output F	Pin bits			
Note 1: Th	(see Table 10				C33FJ16GS50	14 devices only.			

### REGISTER 10-25: RPOR10: PERIPHERAL PIN SELECT OUTPUT REGISTER 10

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	—		RP21R<5:0>						
bit 15							bit 8		
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—	—			RP20	R<5:0>				
bit 7							bit C		
Legend:									
R = Readabl	le bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'			
-n = Value at	t POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 15-14	Unimpleme	nted: Read as '	0'						
bit 13-8		•: Peripheral Ou 0-2 for peripher	•	•	RP21 Output I	Pin bits			
bit 7-6	Unimpleme	nted: Read as '	0'						
bit 5-0		<ul> <li>Peripheral Ou</li> <li>2 for peripher</li> </ul>	•	•	RP20 Output I	Pin bits			
Note 1: T	his register is im	plemented in d	sPIC33FJ16G	S404 and dsPI	C33FJ16GS50	)4 devices only.			

# REGISTER 10-26: RPOR11: PERIPHERAL PIN SELECT OUTPUT REGISTER 11

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	_		RP23R<5:0>							
bit 15	•						bit 8			
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—	—			RP22	2R<5:0>					
bit 7							bit 0			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15-14	Unimplemer	nted: Read as '	0'							
bit 13-8		•: Peripheral Ou 0-2 for periphera			RP23 Output I	Pin bits				
bit 7-6	Unimplemer	nted: Read as '	0'							
bit 5-0		: Peripheral Ou -2 for periphera			RP22 Output I	Pin bits				
Note 1: Th	is register is im	plemented in ds	PIC33FJ16G	S404 and dsPI	IC33FJ16GS50	)4 devices only.				

#### REGISTER 10-27: RPOR12: PERIPHERAL PIN SELECT OUTPUT REGISTER 12

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
_			RP25R<5:0>						
bit 15							bit 8		
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
_	_			RP24	R<5:0>				
bit 7		-					bit 0		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 15-14	Unimpleme	nted: Read as '	0'						
bit 13-8		•: Peripheral Ou 0-2 for periphera	•	•	RP25 Output F	Pin bits			
bit 7-6	Unimpleme	nted: Read as '	0'						
bit 5-0		•: Peripheral Ou 0-2 for periphera	•	•	RP24 Output F	Pin bits			
Note 1: Th	nis register is im	plemented in de	PIC33FJ16G	S404 and dsPI	C33FJ16GS50	4 devices only.			

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—			RP27F	<5:0>		
bit 15		·					bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
				RP26F	<5:0>		
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimplem	ented bit, rea	d as '0'	
-n = Value at	at POR $(1)^2$ = Bit is set $(0)^2$ = Bit is cleared x = Bit is unknown						
bit 15-14	Unimpleme	ented: Read as '	0'				
bit 13-8	RP27R<5:0	)>: Peripheral Ou	Itput Function	n is Assigned to F	RP27 Output	Pin bits	

RP26R<5:0>: Peripheral Output Function is Assigned to RP26 Output Pin bits

This register is implemented in dsPIC33FJ16GS404 and dsPIC33FJ16GS504 devices only.

## REGISTER 10-28: RPOR13: PERIPHERAL PIN SELECT OUTPUT REGISTER 13

REGISTER 10-29	RPOR14: PERIPHERAL PIN SELEC	T OUTPUT REGISTER 14

(see Table 10-2 for peripheral function numbers)

(see Table 10-2 for peripheral function numbers)

Unimplemented: Read as '0'

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	_			RP29	R<5:0>			
bit 15							bit 8	
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	_			RP28	R<5:0>			
bit 7							bit 0	
Legend:								
R = Readab	ole bit	W = Writable	bit	U = Unimplen	nented bit, rea	d as '0'		
-n = Value a	at POR	'1' = Bit is set	(1) = Bit is set $(0) = Bit is cleared$ $x = B$			x = Bit is unkr	Bit is unknown	
bit 15-14 bit 13-8	RP29R<5:0	ented: Read as ' D>: Peripheral Ou 10-2 for periphera	utput Function	•	RP29 Output	Pin bits		
bit 7-6	Unimplem	ented: Read as '	0'					
	<b>RP28R&lt;5:0&gt;:</b> Peripheral Output Function is Assigned to RP28 Output Pin bits (see Table 10-2 for peripheral function numbers)							

Note 1: This register is implemented in dsPIC33FJ16GS404 and dsPIC33FJ16GS504 devices only.

bit 7-6

bit 5-0

Note 1:

# REGISTER 10-30: RPOR16: PERIPHERAL PIN SELECT OUTPUT REGISTER 16

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP33	R<5:0>		
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—			RP32	R<5:0>		
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14	Unimplemented: Read as '0'
-----------	----------------------------

bit 13-8	<b>RP33R&lt;5:0&gt;:</b> Peripheral Output Function is Assigned to RP33 Output Pin bits (see Table 10-2 for peripheral function numbers)					
bit 7-6	Unimplemented: Read as '0'					

bit 5-0 **RP32R<5:0>:** Peripheral Output Function is Assigned to RP32 Output Pin bits (see Table 10-2 for peripheral function numbers)

#### REGISTER 10-31: RPOR17: PERIPHERAL PIN SELECT OUTPUT REGISTER 17

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			RP35	R<5:0>		
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—			RP34	R<5:0>		
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP35R<5:0>:** Peripheral Output Function is Assigned to RP35 Output Pin bits (see Table 10-2 for peripheral function numbers)

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP34R<5:0>:** Peripheral Output Function is Assigned to RP34 Output Pin bits (see Table 10-2 for peripheral function numbers)

### 11.0 TIMER1

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 11.** "Timers" (DS70205) in the "dsPIC33F/PIC24H Family Reference Manual", which is available from the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Timer1 module is a 16-bit timer, which can serve as a time counter for the Real-Time Clock (RTC), or operate as a free-running interval timer/counter.

The Timer1 module has the following unique features over other timers:

- Can be operated from the low-power 32 kHz crystal oscillator available on the device
- Can be operated in Asynchronous Counter mode from an external clock source
- Optionally, the external clock input (T1CK) can be synchronized to the internal device clock and the clock synchronization is performed after the prescaler

The unique features of Timer1 allow it to be used for Real-Time Clock (RTC) applications. A block diagram of Timer1 is shown in Figure 11-1.

The Timer1 module can operate in one of the following modes:

- Timer mode
- · Gated Timer mode
- Synchronous Counter mode
- Asynchronous Counter mode

In Timer and Gated Timer modes, the input clock is derived from the internal instruction cycle clock (FcY). In Synchronous and Asynchronous Counter modes, the input clock is derived from the external clock input at the T1CK pin.

The Timer modes are determined by the following bits:


- Timer Clock Source Control bit (TCS): T1CON<1>
- Timer Synchronization Control bit (TSYNC): T1CON<2>
- Timer Gate Control bit (TGATE): T1CON<6>

The timer control bit settings for different operating modes are given in the Table 11-1.

TABLE 11-1:	TIMER MODE SETTINGS
-------------	---------------------

Mode	TCS	TGATE	TSYNC
Timer	0	0	х
Gated Timer	0	1	х
Synchronous Counter	1	х	1
Asynchronous Counter	1	x	0

#### FIGURE 11-1: 16-BIT TIMER1 MODULE BLOCK DIAGRAM



REGISTER 11-1: T1CON: TIMER1 CONTROL REGISTER							
R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON		TSIDL	—				—
bit 15							bit
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0
_	TGATE	TCKPS		_	TSYNC	TCS	_
bit 7					I	II	bit
							_
Legend: R = Readable	o hit	W = Writable	hit	LI – Unimplor	mented bit, read	oo 'O'	
-n = Value at		'1' = Bit is set		0 = Onimpler 0' = Bit is cle		x = Bit is unknown	014/0
	FUK	I = DILIS SEL			aleu		OWIT
bit 15	TON: Timer1	On bit					
	1 = Starts 16-	bit Timer1					
	0 = Stops 16-						
bit 14	Unimplemen	ted: Read as '	0'				
bit 13	•	in Idle Mode bit					
	1 = Discontinue module operation when device enters Idle mode						
h: 40 7		<ul> <li>0 = Continue module operation in Idle mode</li> <li>Unimplemented: Read as '0'</li> </ul>					
bit 12-7	-			n Enchla hit			
bit 6	When TCS =	er1 Gated Time	Accumulatio	n Enable bit			
	This bit is igno						
	When TCS =						
		e accumulation					
		e accumulation					
bit 5-4		Timer1 Input (	Clock Prescal	e Select bits			
	11 = 1:256 10 = 1:64						
	01 = 1:8						
	00 = 1:1						
bit 3	Unimplemen	ted: Read as '	0'				
bit 2	TSYNC: Time	er1 External Clo	ock Input Syn	chronization Se	elect bit		
	When TCS =						
	-	ize external clo nchronize exte		u it			
	When TCS =						
	This bit is igno						
bit 1	TCS: Timer1	Clock Source S	Select bit				
	1 = External o 0 = Internal cl	clock from T1C lock (FCY)	K pin (on the	rising edge)			

#### DECISTED 11-1 TICON TIMERI CONTROL DECISTER

### 12.0 TIMER2/3 FEATURES

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to **Section 11. "Timers"** (DS70205) in the *"dsPIC33F/PIC24H Family Reference Manual"*, which is available on the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

Timer2 is a Type B timer that offers the following major features:

- A Type B timer can be concatenated with a Type C timer to form a 32-bit timer
- External clock input (TxCK) is always synchronized to the internal device clock and the clock synchronization is performed after the prescaler.

Figure 12-1 shows a block diagram of the Type B timer.


Timer3 is a Type C timer that offers the following major features:

- A Type C timer can be concatenated with a Type B timer to form a 32-bit timer
- The external clock input (TxCK) is always synchronized to the internal device clock and the clock synchronization is performed before the prescaler


A block diagram of the Type C timer is shown in Figure 12-2.

Note: Timer3 is not available on all devices.

### FIGURE 12-1: TYPE B TIMER BLOCK DIAGRAM (x = 2)



### FIGURE 12-2: TYPE C TIMER BLOCK DIAGRAM (x = 3)



The Timer2/3 module can operate in one of the following modes:

- Timer mode
- Gated Timer mode
- Synchronous Counter mode

In Timer and Gated Timer modes, the input clock is derived from the internal instruction cycle clock (FCY). In Synchronous Counter mode, the input clock is derived from the external clock input at the TxCK pin.

The timer modes are determined by the following bits:

- TCS (TxCON<1>): Timer Clock Source Control bit
- TGATE (TxCON<6>): Timer Gate Control bit

Timer control bit settings for different operating modes are given in the Table 12-1.

TABLE 12-1: TIMER MODE SETTINGS

Mode	TCS	TGATE
Timer	0	0
Gated Timer	0	1
Synchronous Counter	1	x

### 12.1 16-bit Operation

To configure any of the timers for individual 16-bit operation:

- 1. Clear the T32 bit corresponding to that timer.
- 2. Select the timer prescaler ratio using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits.
- 4. Load the timer period value into the PRx register.
- 5. If interrupts are required, set the interrupt enable bit, TxIE. Use the priority bits, TxIP<2:0>, to set the interrupt priority.
- 6. Set the TON bit.

### 12.2 32-bit Operation

A 32-bit timer module can be formed by combining a Type B and a Type C 16-bit timer module. For 32-bit timer operation, the T32 control bit in the Type B Timer Control (TxCON<3>) register must be set. The Type C timer holds the most significant word (msw) and the Type B timer holds the least significant word (lsw) for 32-bit operation.

When configured for 32-bit operation, only the Type B Timer Control (TxCON) register bits are required for setup and control while the Type C Timer Control register bits are ignored (except the TSIDL bit).

For interrupt control, the combined 32-bit timer uses the interrupt enable, interrupt flag and interrupt priority control bits of the Type C timer. The interrupt control and status bits for the Type B timer are ignored during 32-bit timer operation.

The Timer2 and Timer 3 that can be combined to form a 32-bit timer are listed in Table 12-2.

### TABLE 12-2: 32-BIT TIMER

Type B Timer (Isw)	Type C Timer (msw)
Timer2	Timer3

A block diagram representation of the 32-bit timer module is shown in Figure 12-3. The 32-timer module can operate in one of the following modes:


- Timer mode
- · Gated Timer mode
- Synchronous Counter mode

To configure the features of Timer2/3 for 32-bit operation:

- 1. Set the T32 control bit.
- 2. Select the prescaler ratio for Timer2 using the TCKPS<1:0> bits.
- 3. Set the Clock and Gating modes using the corresponding TCS and TGATE bits.
- 4. Load the timer period value. PR3 contains the most significant word of the value, while PR2 contains the least significant word.
- 5. If interrupts are required, set the interrupt enable bit, T3IE. Use the priority bits, T3IP<2:0>, to set the interrupt priority. While Timer2 controls the timer, the interrupt appears as a Timer3 interrupt.
- 6. Set the corresponding TON bit.

The timer value at any point is stored in the register pair, TMR3:TMR2, which always contains the most significant word of the count, while TMR2 contains the least significant word.

### FIGURE 12-3: 32-BIT TIMER BLOCK DIAGRAM



REGISTER	12-1: TxCO	N: TIMER CC	NTROL RE	GISTER (x = )	2)		
R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON	—	TSIDL	_	—	_	—	
bit 15							bit 8
		-	5444.6	-			
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0
	TGATE	TCKP	S<1:0>	T32	_	TCS	
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, rea	id as '0'	
-n = Value at	t POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unkno	own
bit 15	TON: Timerx	On bit					
		1 (in 32-bit Tim					
		bit TMRx:TMR bit TMRx:TMR					
	•	0 (in 16-bit Tim					
	1 = Starts 16-		<u></u>				
	0 = Stops 16-	bit timer					
bit 14	Unimplemen	ted: Read as '	0'				
bit 13	•	in Idle Mode bi					
		ue timer opera timer operatio		vice enters Idle	mode		
bit 12-7	Unimplemen	ted: Read as '	0'				
bit 6	TGATE: Time	erx Gated Time	Accumulatio	n Enable bit			
	When TCS = This bit is igno						
	When TCS =						
	1 = Gated tim	ie accumulatio le accumulatio					
bit 5-4		: Timerx Input		le Select bits			
	11 = 1:256 pr						
	10 = 1:64 pre	scale value					
	01 = 1:8 pres						
<b>h</b> # 0	00 = 1:1 pres		la at hit				
bit 3		merx Mode Se d TMRy form a					
		d TMRy form s		t timer			
bit 2		ted: Read as '					
bit 1	TCS: Timerx	Clock Source	Select bit				
		clock from TxC	K pin				
	0 = Internal cl	. ,					
bit 0	Unimplemen	ted: Read as '	0'				

REGISTER 12-1: TxCON: TIMER CONTROL REGISTER (x = 2)

I

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON <sup>(2)</sup>		TSIDL <sup>(1)</sup>	_	—		—	_
bit 15					•		bit
U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0
	TGATE <sup>(2)</sup>	TCKPS<	<1:0> <sup>(2)</sup>		—	TCS <sup>(2)</sup>	
bit 7							bit
Legend:							
R = Readabl	e bit	W = Writable b	oit	U = Unimpler	mented bit, rea	id as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15	<b>TON:</b> Timery 1 = Starts 16- 0 = Stops 16-	bit Timery					
bit 14	Unimplemen	ted: Read as 'o	)'				
bit 13	TSIDL: Stop i	n Idle Mode bit	(1)				
		ue timer operati timer operation			mode		
bit 12-7	Unimplemen	ted: Read as 'o	)'				
bit 6	TGATE: Time	ery Gated Time	Accumulation	n Enable bit <sup>(2)</sup>			
		ored.					
bit 5-4	TCKPS<1:0>	: Timery Input (	Clock Presca	le Select bits <sup>(2)</sup>	)		
	11 = 1:256 pr 10 = 1:64 pre 01 = 1:8 pres 00 = 1:1 pres	scale value cale value					
bit 3-2	Unimplemen	ted: Read as '0	)'				
bit 1	TCS: Timery	Clock Source S	elect bit <sup>(2)</sup>				
	1 = External clock from TxCK pin 0 = Internal clock (Fosc/2)						
bit 0	Unimplemented: Read as '0'						

### **REGISTER 12-2:** TyCON: TIMER CONTROL REGISTER (y = 3)

must be cleared to operate the 32-bit timer in Idle mode.

2: When the 32-bit timer operation is enabled (T32 = 1) in the Timer Control (TxCON<3>) register, these bits have no effect.

NOTES:

### 13.0 INPUT CAPTURE

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 12. "Input Capture" (DS70198) in the "dsPIC33F/ PIC24H Family Reference Manual", which is available on the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The input capture module is useful in applications requiring frequency (period) and pulse measurement. The dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 devices support up to two input capture channels.


The input capture module captures the 16-bit value of the selected Time Base register when an event occurs at the ICx pin. The events that cause a capture event are listed below in three categories:

- Simple Capture Event modes:
  - Capture timer value on every falling edge of input at ICx pin
  - Capture timer value on every rising edge of input at ICx pin
- Capture timer value on every edge (rising and falling)
- Prescaler Capture Event modes:
  - Capture timer value on every 4th rising edge of input at ICx pin
  - Capture timer value on every 16th rising edge of input at ICx pin

Each input capture channel can select one of the two 16-bit timers (Timer2 or Timer3) for the time base. The selected timer can use either an internal or external clock.

Other operational features include:

- Device wake-up from capture pin during CPU Sleep and Idle modes
- Interrupt on input capture event
- 4-word FIFO buffer for capture values
  - Interrupt optionally generated after 1, 2, 3 or 4 buffer locations are filled
- Use of input capture to provide additional sources of external interrupts



### 13.1 Input Capture Register

### **REGISTER 13-1:** ICxCON: INPUT CAPTURE x CONTROL REGISTER (x = 1, 2)

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
—	_	ICSIDL	—	—	—	—	—
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R-0, HC	R-0, HC	R/W-0	R/W-0	R/W-0
ICTMR	IC	CI<1:0>	ICOV	ICBNE		ICM<2:0>	
bit 7							bit 0

Legend:	HC = Hardware Clearable bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13	ICSIDL: Input Capture Module Stop in Idle Control bit
	1 = Input capture module halts in CPU Idle mode
	0 = Input capture module continues to operate in CPU Idle mode
bit 12-8	Unimplemented: Read as '0'
bit 7	ICTMR: Input Capture Timer Select bits
	<ul> <li>1 = TMR2 contents are captured on capture event</li> <li>0 = TMR3 contents are captured on capture event</li> </ul>
bit 6-5	ICI<1:0>: Select Number of Captures per Interrupt bits
	11 = Interrupt on every fourth capture event
	10 = Interrupt on every third capture event
	01 = Interrupt on every second capture event
<b>L L A</b>	00 = Interrupt on every capture event
bit 4	ICOV: Input Capture Overflow Status Flag bit (read-only)
	<ul> <li>1 = Input capture overflow occurred</li> <li>0 = No input capture overflow occurred</li> </ul>
bit 3	ICBNE: Input Capture Buffer Empty Status bit (read-only)
bit 5	1 = Input capture buffer is not empty, at least one more capture value can be read
	0 = Input capture buffer is empty
bit 2-0	ICM<2:0>: Input Capture Mode Select bits
	111 = Input capture functions as interrupt pin only when device is in Sleep or Idle mode. Rising edge detect-only, all other control bits are not applicable.
	110 = Unused (module disabled)
	101 = Capture mode, every 16th rising edge
	100 = Capture mode, every 4th rising edge 011 = Capture mode, every rising edge
	010 = Capture mode, every falling edge
	001 = Capture mode, every edge (rising and falling). ICI<1:0> bits do not control interrupt generation
	for this mode.
	000 = Input capture module turned off

### 14.0 OUTPUT COMPARE


- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 13. "Output Compare" (DS70209) in the "dsPIC33F/ PIC24H Family Reference Manual", which is available on the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The output compare module can select either Timer2 or Timer3 for its time base. The module compares the value of the timer with the value of one or two Compare registers depending on the operating mode selected. The state of the output pin changes when the timer value matches the Compare register value. The output compare module generates either a single output pulse, or a sequence of output pulses, by changing the state of the output pin on the compare match events. The output compare module can also generate interrupts on compare match events.

The output compare module has multiple operating modes:

- Active-Low One-Shot mode
- Active-High One-Shot mode
- Toggle mode
- Delayed One-Shot mode
- Continuous Pulse mode
- PWM mode without Fault Protection
- PWM mode with Fault Protection

### FIGURE 14-1: OUTPUT COMPARE MODULE BLOCK DIAGRAM



### 14.1 Output Compare Modes


Configure the Output Compare modes by setting the appropriate Output Compare Mode (OCM<2:0>) bits in the Output Compare Control (OCxCON<2:0>) register. Table 14-1 lists the different bit settings for the Output Compare modes. Figure 14-2 illustrates the output compare operation for various modes. The user


TABLE 14-1. OUTFUT CONFARE NUDES	TABLE 14-1:	<b>OUTPUT COMPARE MODES</b>
----------------------------------	-------------	-----------------------------

application must disable the associated timer when writing to the Output Compare Control registers to avoid malfunctions.

Note: Refer to Section 13. "Output Compare" (DS70209) in the "dsPIC33F/PIC24H Family Reference Manual" for OCxR and OCxRS register restrictions.

OCM<2:0>	Mode	OCx Pin Initial State	OCx Interrupt Generation		
111	PWM with Fault Protection	ʻ0', if OCxR is zero ʻ1', if OCxR is non-zero	OCFA falling edge for OC1 to OC4		
110	PWM without Fault Protection	<ul><li>'0', if OCxR is zero</li><li>'1', if OCxR is non-zero</li></ul>	No interrupt		
101	Continuous Pulse	0	OCx falling edge		
100	Delayed One-Shot	0	OCx falling edge		
011	Toggle	Current output is maintained	OCx rising and falling edge		
010	Active-High One-Shot	1	OCx falling edge		
001	Active-Low One-Shot	0	OCx rising edge		
000	Module Disabled	Controlled by GPIO register	—		





### **REGISTER 14-1:** OCxCON: OUTPUT COMPARE x CONTROL REGISTER (x = 1, 2)

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
—	—	OCSIDL	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	R-0, HC	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	OCFLT	OCTSEL		OCM<2:0>	
bit 7							bit 0

Legend:	HC = Hardware Clearable bit			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14	Unimplemented: Read as '0'
bit 13	OCSIDL: Stop Output Compare in Idle Mode Control bit
	<ul> <li>1 = Output Compare x halts in CPU Idle mode</li> <li>0 = Output Compare x continues to operate in CPU Idle mode</li> </ul>
bit 12-5	Unimplemented: Read as '0'
bit 4	OCFLT: PWM Fault Condition Status bit
	<ul> <li>1 = PWM Fault condition has occurred (cleared in hardware only)</li> <li>0 = No PWM Fault condition has occurred (this bit is only used when OCM&lt;2:0&gt; = 111)</li> </ul>
bit 3	OCTSEL: Output Compare Timer Select bit
	<ul> <li>1 = Timer3 is the clock source for Compare x</li> <li>0 = Timer2 is the clock source for Compare x</li> </ul>
bit 2-0	OCM<2:0>: Output Compare Mode Select bits
	<ul> <li>111 = PWM mode on OCx, Fault pin enabled</li> <li>110 = PWM mode on OCx, Fault pin disabled</li> <li>101 = Initialize OCx pin low, generate continuous output pulses on OCx pin</li> <li>100 = Initialize OCx pin low, generate single output pulse on OCx pin</li> <li>011 = Compare event toggles OCx pin</li> <li>010 = Initialize OCx pin high, compare event forces OCx pin low</li> <li>001 = Initialize OCx pin low, compare event forces OCx pin high</li> <li>000 = Output compare channel is disabled</li> </ul>

NOTES:

### 15.0 HIGH-SPEED PWM

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 43. "High-Speed PWM" (DS70323) in the "dsPIC33F/ PIC24H Family Reference Manual", which is available on the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The high-speed PWM module on the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/ X04 devices supports a wide variety of PWM modes and output formats. This PWM module is ideal for power conversion applications, such as:

- AC/DC Converters
- DC/DC Converters
- Power Factor Correction (PFC)
- Uninterruptible Power Supply (UPS)
- Inverters
- Battery Chargers
- Digital Lighting

### 15.1 Features Overview

The high-speed PWM module incorporates the following features:

- 2-4 PWM generators with 4-8 outputs
- Individual time base and duty cycle for each of the eight PWM outputs
- Dead time for rising and falling edges:
- Duty cycle resolution of 1.04 ns
- Dead-time resolution of 1.04 ns
- Phase shift resolution of 1.04 ns

- Frequency resolution of 1.04 ns
- PWM modes supported:
  - Standard Edge-Aligned
  - True Independent Output
  - Complementary
  - Center-Aligned
  - Push-Pull
  - Multiphase
  - Variable Phase
  - Fixed Off-Time
  - Current Reset
  - Current-Limit
- Independent Fault/Current-Limit inputs for each of the eight PWM outputs
- Output override control
- Special Event Trigger
- PWM capture feature
- Prescaler for input clock
- Dual trigger from PWM to ADC
- PWMxH, PWMxL output pin swapping
- PWM4H, PWM4L pins remappable
- On-the-fly PWM frequency, duty cycle and phase shift changes
- Disabling of Individual PWM generators to reduce power consumption
- · Leading-Edge Blanking (LEB) functionality

**Note:** Duty cycle, dead-time, phase shift and frequency resolution is 8.32 ns in Center-Aligned PWM mode.

Figure 15-1 conceptualizes the PWM module in a simplified block diagram. Figure 15-2 illustrates how the module hardware is partitioned for each PWM output pair for the Complementary PWM mode. Each functional unit of the PWM module is discussed in subsequent sections.

The PWM module contains four PWM generators. The module has up to eight PWM output pins: PWM1H, PWM1L, PWM2H, PWM2L, PWM3H, PWM3L, PWM4H and PWM4L. For complementary outputs, these eight I/O pins are grouped into H/L pairs.

### **15.2 Feature Description**

The PWM module is designed for applications that require:

- High-resolution at high PWM frequencies
- The ability to drive Standard, Edge-Aligned, Center-Aligned Complementary mode, and Push-Pull mode outputs
- The ability to create multiphase PWM outputs


For Center-Aligned mode, the duty cycle, period phase and dead-time resolutions will be 8.32 ns.

Two common, medium power converter topologies are push-pull and half-bridge. These designs require the PWM output signal to be switched between alternate pins, as provided by the Push-Pull PWM mode.


Phase-shifted PWM describes the situation where each PWM generator provides outputs, but the phase relationship between the generator outputs is specifiable and changeable.

Multiphase PWM is often used to improve DC/DC converter load transient response, and reduce the size of output filter capacitors and inductors. Multiple DC/DC converters are often operated in parallel, but phase-shifted in time. A single PWM output operating at 250 kHz has a period of 4  $\mu$ s, but an array of four PWM channels, staggered by 1  $\mu$ s each, yields an effective switching frequency of 1 MHz. Multiphase PWM applications typically use a fixed-phase relationship.

Variable phase PWM is useful in Zero Voltage Transition (ZVT) power converters. Here, the PWM duty cycle is always 50%, and the power flow is controlled by varying the relative phase shift between the two PWM generators.



### FIGURE 15-2: PARTITIONED OUTPUT PAIR, COMPLEMENTARY PWM MODE



### 15.3 Control Registers

The following registers control the operation of the high-speed PWM module.

- PTCON: PWM Time Base Control Register
- PTCON2: PWM Clock Divider Select Register
- PTPER: PWM Master Time Base Register
- SEVTCMP: PWM Special Event Compare Register
- MDC: PWM Master Duty Cycle Register
- PWMCONx: PWMx Control Register
- PDCx: PWMx Generator Duty Cycle Register
- PHASEx: PWMx Primary Phase Shift Register (provides the local time base period for PWMxH)
- DTRx: PWMx Dead-Time Register
- ALTDTRx: PWMx Alternate Dead-Time Register
- SDCx: PWMx Secondary Duty Cycle Register
- SPHASEx: PWMx Secondary Phase Shift Register (provides the local time base for PWMxL)
- TRGCONx: PWMx Trigger Control Register
- IOCONx: PWMx I/O Control Register
- FCLCONx: PWMx Fault Current-Limit Control Register
- TRIGx: PWMx Primary Trigger Compare Value Register
- STRIGx: PWMx Secondary Trigger Compare Value Register
- LEBCONx: Leading-Edge Blanking Control Register
- PWMCAPx: Primary PWMx Time Base Capture Register

R/W-0	U-0	R/W-0	HS/HC-0	R/W-0	R/W	-0 R/W-0	R/W-0			
PTEN	_	PTSIDL	SESTAT	SEIEN	EIPU	(1) SYNCPOL <sup>(1</sup>	) SYNCOEN <sup>(1</sup>			
bit 15						L	bit 8			
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W	-0 R/W-0	R/W-0			
SYNCEN <sup>(1)</sup>			RC<1:0>(1)			EVTPS<3:0>(1)				
bit 7							bit (			
Legend:		HC = Hardwar	e Clearable bit	HS = Hard	ware Set	table bit				
R = Readable	e bit	W = Writable b	bit	U = Unimp	lementec	l bit, read as '0'				
n = Value at	POR	'1' = Bit is set		'0' = Bit is o	cleared	x = Bit is unl	known			
bit 15		Module Enable	bit							
		dule is enabled								
oit 14		dule is disabled	,							
bit 13	-	i <b>ted:</b> Read as '0 M Time Base St		hit						
		e base halts in C		bit						
		e base runs in C								
bit 12	SESTAT: Spe	ecial Event Interr	upt Status bit							
	1 = Special event interrupt is pending									
	-	vent interrupt is	• •							
bit 11	SEIEN: Special Event Interrupt Enable bit 1 = Special event interrupt is enabled									
	•	vent interrupt is vent interrupt is								
bit 10				1)						
	<b>EIPU:</b> Enable Immediate Period Updates bit <sup>(1)</sup> 1 = Active Period register is updated immediately									
	0 = Active Period register updates occur on PWM cycle boundaries									
bit 9	SYNCPOL: S	Synchronization	Input/Output Po	larity bit <sup>(1)</sup>						
		1 = SYNCIx and SYNCO polarity is inverted (active-low)								
		and SYNCO are	-	(4)						
bit 8		Primary Time Ba	•	bit <sup>(1)</sup>						
	<ul> <li>1 = SYNCO output is enabled</li> <li>0 = SYNCO output is disabled</li> </ul>									
bit 7				on Enchlo hit	.(1)					
		SYNCEN: External Time Base Synchronization Enable bit <sup>(1)</sup>								
	<ol> <li>External synchronization of primary time base is enabled</li> <li>External synchronization of primary time base is disabled</li> </ol>									
bit 6		ted: Read as '0								
bit 5-4		:0>: Synchrono		ction bits <sup>(1)</sup>						
	11 = Reserve									
	10 = Reserve									
	01 = SYNCI2									
bit 3-0	00 = SYNCI1	>: PWM Specia	L Event Trigger		oolor Sol	a at hita(1)				
011 3-0						very sixteenth com	hare match ever			
	•	ostsoaier genere		one mggor m	ggerone					
	•									
	•			· <del>-</del> ·						
						second compare i compare match e				

its should be changed only when PIEN = 0. In addition, when using the SYNCIX feature, the application must program the period register with a value that is slightly larger than the expected period of the external synchronization input signal.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	—	—	_	—	PCLKDIV<2:0> <sup>(1)</sup>		
bit 7		•					bit 0
Legend:							
R = Readable	bit	it W = Writable bit U = Unimplemented bit, read as '0'			as '0'		
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown

bit 15-3 Unimplemented: Read as '0' bit 2-0 PCLKDIV<2:0>: PWM Input Clock Prescaler (Divider) Select bits<sup>(1)</sup> 111 = Reserved 110 = Divide by 64, maximum PWM timing resolution 101 = Divide by 32, maximum PWM timing resolution 100 = Divide by 16, maximum PWM timing resolution 011 = Divide by 8, maximum PWM timing resolution 010 = Divide by 4, maximum PWM timing resolution 001 = Divide by 2, maximum PWM timing resolution 001 = Divide by 1, maximum PWM timing resolution (Power-on default)

**Note 1:** These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.

#### REGISTER 15-3: PTPER: PWM MASTER TIME BASE REGISTER

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
			PTPE	R <15:8>			
bit 15							bit 8
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0
			PTPE	R <7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unkr	nown	
L							

### bit 15-0 **PTPER<15:0>:** PWM Master Time Base (PMTMR) Period Value bits

Note 1: The minimum value that can be loaded into the PTPER register is 0x0010 and the maximum value is 0xFFF8.

### REGISTER 15-4: SEVTCMP: PWM SPECIAL EVENT COMPARE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SEVTCM	IP <12:5>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0
	SE	VTCMP <4:0>	•		_	—	_
bit 7							bit C
Legend:							
						(0)	

Logona.						
R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-3 SEVTCMP<12:0>: Special Event Compare Count Value bits

bit 2-0 Unimplemented: Read as '0'

### REGISTER 15-5: MDC: PWM MASTER DUTY CYCLE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			MDC	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			MDO	C<7:0>			
bit 7							bit 0
Legend:							
R = Readable	= Readable bit W = Writable bit U = Unimplemented bit, read as '0'			d as '0'			
-n = Value at P	OR	'1' = Bit is set	s set $0' = Bit$ is cleared $x = Bit$ is unknown			nown	

bit 15-0 MDC<15:0>: Master PWM Duty Cycle Value bits

**Note 1:** The smallest pulse width that can be generated on the PWM output corresponds to a value of 0x0009, while the maximum pulse width generated corresponds to a value of Period – 0x0008.

2: As the duty cycle gets closer to 0% or 100% of the PWM period (0 ns-40 ns, depending on the mode of operation), the PWM duty cycle resolution will degrade from 1 LSB to 3 LSB.

REGISTER					D 444 A		DAM A
HS/HC-0	HS/HC-0	HS/HC-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
FLTSTAT <sup>(1</sup>	) CLSTAT <sup>(1)</sup>	TRGSTAT	FLTIEN	CLIEN	TRGIEN	ITB <sup>(3)</sup>	MDCS <sup>(3)</sup>
bit 15							bit 8
R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
DT	C<1:0>		_	_	CAM <sup>(2,3)</sup>	XPRES <sup>(4)</sup>	IUE
bit 7							bit (
Legend:		HC = Hardware (	Clearable bit	HS = Hardwa	are Settable b	it	
R = Readab	le bit	W = Writable bit			mented bit, rea		
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unl	known
bit 15	1 = Fault inte	ault Interrupt Statu rrupt is pending interrupt is pending		ared by setting	FLTIEN = 0.		
bit 14	<b>CLSTAT:</b> Cu 1 = Current-li	irrent-Limit Interrup mit interrupt is pen nt-limit interrupt is p	ot Status bit <sup>(1)</sup> iding			<b>√</b> = 0.	
bit 13	1 = Trigger in	igger Interrupt Sta terrupt is pending r interrupt is pendi		eared by settir	ng TRGIEN =	0.	
bit 12	1 = Fault inte	ult Interrupt Enable rrupt is enabled rrupt is disabled ai		bit is cleared			
bit 11	<b>CLIEN:</b> Curr 1 = Current-li	rent-Limit Interrupt mit interrupt enabl mit interrupt disabl	Enable bit ed		ired		
bit 10	<b>TRGIEN:</b> Trig 1 = A trigger o	iger Interrupt Enab event generates a vent interrupts are	ole bit n interrupt requ	est			
bit 9	ITB: Independent I = PHASEx/	ndent Time Base M SPHASEx register egister provides tin	Mode bit <sup>(3)</sup> <sup>,</sup> provides time l	base period fo		enerator	
bit 8	MDCS: Mas 1 = MDC regi	ter Duty Cycle Rester provides duty Cx register provid	gister Select bit cycle informatio	(3) on for this PWI		erator	
bit 7-6	<b>DTC&lt;1:0&gt;:</b> D 11 = Reserve 10 = Dead-tin 01 = Negative	ead-Time Control	bits bled ly applied for all	output modes	-		
bit 5-3		ted: Read as '0'					
<b>2:</b> ⊤		ar the interrupt sta Fime Base mode (I					

### REGISTER 15-6: PWMCONx: PWMx CONTROL REGISTER

**3:** These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.

4: To operate in External Period Reset mode, configure FCLCONx<CLMOD> = 0 and PWMCONx<ITB> = 1.

### REGISTER 15-6: PWMCONx: PWMx CONTROL REGISTER (CONTINUED)

bit 2	<b>CAM:</b> Center-Aligned Mode Enable bit <sup>(2,3)</sup>
	1 = Center-Aligned mode is enabled
	0 = Center-Aligned mode is disabled
bit 1	XPRES: External PWM Reset Control bit <sup>(4)</sup>
	1 = Current-limit source resets time base for this PWM generator if it is in Independent Time Base mode
	0 = External pins do not affect PWM time base

#### bit 0 **IUE:** Immediate Update Enable bit

1 = Updates to the active MDC/PDCx/SDCx registers are immediate

- 0 = Updates to the active MDC/PDCx/SDCx registers are synchronized to the PWM time base
- Note 1: Software must clear the interrupt status here and the corresponding IFS bit in the interrupt controller.
  - 2: The Independent Time Base mode (ITB = 1) must be enabled to use Center-Aligned mode. If ITB = 0, the CAM bit is ignored.
  - **3:** These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.
  - 4: To operate in External Period Reset mode, configure FCLCONx<CLMOD> = 0 and PWMCONx<ITB> = 1.

### **REGISTER 15-7: PDCx: PWMx GENERATOR DUTY CYCLE REGISTER**

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC>	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PDC	x<7:0>			
bit 7							bit 0
Legend:							
R = Readable bi	it	W = Writable bi	t	U = Unimpler	nented bit, read	l as '0'	

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15-0 PDCx<15:0>: PWM Generator # Duty Cycle Value bits

**Note 1:** In Independent PWM mode, the PDCx register controls the PWMxH duty cycle only. In Complementary, Redundant and Push-Pull PWM modes, the PDCx register controls the duty cycle of both the PWMxH and PWMxL. The smallest pulse width that can be generated on the PWM output corresponds to a value of 0x0009, while the maximum pulse width generated corresponds to a value of Period-0x0008.

2: As the duty cycle gets closer to 0% or 100% of the PWM period (0 ns-40 ns, depending on the mode of operation), the PWM duty cycle resolution will degrade from 1 LSB to 3 LSB.

### REGISTER 15-8: SDCx: PWMx SECONDARY DUTY CYCLE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SDC	x<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SDC	x<7:0>			
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable bi	t	U = Unimpler	mented bit, read	l as '0'	

bit 15-0 **SDCx<15:0>:** Secondary Duty Cycle for PWMxL Output Pin bits

'1' = Bit is set

**Note 1:** The SDCx register is used in Independent PWM mode only. When used in Independent PWM mode, the SDCx register controls the PWMxL duty cycle. The smallest pulse width that can be generated on the PWM output corresponds to a value of 0x0009, while the maximum pulse width generated corresponds to a value of Period-0x0008.

2: As the duty cycle gets closer to 0% or 100% of the PWM period (0 ns-40 ns, depending on the mode of operation), the PWM duty cycle resolution will degrade from 1 LSB to 3 LSB.

'0' = Bit is cleared

n = Value at POR

x = Bit is unknown

#### REGISTER 15-9: PHASEX: PWMx PRIMARY PHASE SHIFT REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PHAS	Ex<15:8>			
bit 15	it 15						bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PHAS	Ex<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimpler	mented bit, rea	id as '0'	
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown	

bit 15-0 **PHASEx<15:0>:** PWM Phase Shift Value or Independent Time Base Period for this PWM Generator bits

**Note 1:** If PWMCONx<ITB> = 0, the following applies based on the mode of operation:

- Complementary, Redundant and Push-Pull Output mode (IOCONx<PMOD> = 00, 01, or 10) PHASEx<15:0> = Phase shift value for PWMxH and PWMxL outputs
- True Independent Output mode (IOCONx<PMOD> = 11) PHASEx<15:0> = Phase shift value for PWMxL only
- 2: If PWMCONx<ITB> = 1, the following applies based on the mode of operation:
  - Complementary, Redundant, and Push-Pull Output mode (IOCONx<PMOD> = 00, 01, or 10) PHASEx<15:0> = Independent time base period value for PWMxH and PWMxL
  - True Independent Output mode (IOCONx<PMOD> = 11) PHASEx<15:0> = Independent time base period value for PWMxL only
  - The smallest pulse width that can be generated on the PWM output corresponds to a value of 0x0008, while the maximum pulse width generated corresponds to a value of Period 0x0008.

### REGISTER 15-10: SPHASEX: PWMx SECONDARY PHASE SHIFT REGISTER

bit 15							bit	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			SPHA	SEx<7:0>				
bit 7						bit		
Logond:								
-	i+	W – Writable	hit	II – Unimplen	oontod hit roc	ad as '0'		
				-	U = Unimplemented bit, read			
<b>Legend:</b> R = Readable b -n = Value at PC		W = Writable '1' = Bit is set		U = Unimplen '0' = Bit is clea		nd as '0' x = Bit is unkr	now	

bit 15-0 SPHASEx<15:0>: Secondary Phase Offset for PWMxL Output Pin bits (used in Independent PWM mode only)

- Complementary, Redundant and Push-Pull Output mode (IOCONx<PMOD> = 00, 01, or 10) SPHA-SEx<15:0> = Not used
- True Independent Output mode (IOCONx<PMOD> = 11) PHASEx<15:0> = Phase shift value for PWMxL only
- 2: If PWMCONx<ITB> = 1, the following applies based on the mode of operation:
  - Complementary, Redundant and Push-Pull Output mode (IOCONx<PMOD> = 00, 01, or 10) SPHA-SEx<15:0> = Not used
  - True Independent Output mode (IOCONx<PMOD> = 11) PHASEx<15:0> = Independent time base period value for PWMxL only

### REGISTER 15-11: DTRx: PWMx DEAD-TIME REGISTER

—         —         DTRx<13:8>           bit 15         bit	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 15 bit	—	—			DTRx	<13:8>		
	bit 15	•						bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
|       |       |       | DTRx  | <7:0> |       |       |       |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14Unimplemented: Read as '0'bit 13-0DTRx<13:0>: Unsigned 14-bit Dead-Time Value for PWMx Dead-Time Unit bits

#### REGISTER 15-12: ALTDTRx: PWMx ALTERNATE DEAD-TIME REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			ALTDTI	Rx<13:8>		
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			ALTD	TR <7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable b	oit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown

bit 15-14 Unimplemented: Read as '0'

bit 13-0 ALTDTRx<13:0>: Unsigned 14-bit Dead-Time Value for PWMx Dead-Time Unit bits

	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0
	TRGDI	V<3:0>		—	_	_	—
bit 15							bit
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DTM <sup>(1)</sup>			11/00-0		RT<5:0>	11/10-0	11/00-0
bit 7							bit
Logondi							
Legend: R = Readabl	e hit	W = Writable	bit	II – Unimplen	oontod hit road	as 'O'	
-n = Value at		'1' = Bit is set		$0^{\circ} = \text{Bit is clear}$	nented bit, read	x = Bit is unkn	
		1 = Dit 13 3et			area		OWIT
bit 15-12	TRGDIV<3:0	>: Trigger # Ou	tput Divider b	its			
		er output for ev	-				
		er output for ev					
		, jer output for ev					
	1100 <b>= Trigg</b>	er output for ev	ery 13th trigg	er event			
		er output for ev					
		er output for ev					
		er output for ev					
		er output for ev Jer output for ev					
		er output for ev					
		, jer output for ev					
		er output for ev					
		er output for ev					
		er output for ev		r event			
		er output for ev	erv zna maae	ar avant			
		er outout for ev					
bit 11-8			ery trigger ev				
	-	nted: Read as '	ery trigger ev				
bit 11-8 bit 7	DTM: Dual T	nted: Read as ' rigger Mode bit	ery trigger ev o' 1)	ent	y trigger event t	o create the P\	NM trigger.
	<b>DTM:</b> Dual T 1 = Seconda	nted: Read as '	ery trigger ev )' (1) : is combined	ent with the primar			
	<b>DTM:</b> Dual T 1 = Seconda 0 = Seconda	nted: Read as 'i rigger Mode bit <sup>t</sup> ary trigger event	ery trigger ev o' 1) is combined is not combir	ent with the primar aed with the prir			
bit 7	DTM: Dual T 1 = Seconda 0 = Seconda Two sep	nted: Read as ' 'rigger Mode bit <sup>(</sup> ary trigger event ary trigger event	ery trigger ev o' (1) is combined is not combin gers are gene	ent with the primar aed with the prir			
bit 7 bit 6	DTM: Dual T 1 = Seconda 0 = Seconda Two sep Unimplemen	nted: Read as ' rigger Mode bit ary trigger event ary trigger event varate PWM trig	ery trigger ev )' 1) is combined is not combin gers are gene )'	ent with the primar ned with the prir erated.	nary trigger eve		
bit 7 bit 6	DTM: Dual T 1 = Seconda 0 = Seconda Two sep Unimplemen TRGSTRT<5	nted: Read as ' rigger Mode bit ary trigger event ary trigger event varate PWM trig nted: Read as '	ery trigger even (1) is combined is not combined gers are gene () stscaler Start	ent with the primar hed with the prir grated. Enable Select	nary trigger eve bits	nt to create the	PWM trigge
bit 7 bit 6	DTM: Dual T 1 = Seconda 0 = Seconda Two sep Unimplemen TRGSTRT<5	nted: Read as ' 'rigger Mode bit ary trigger event ary trigger event varate PWM trig nted: Read as ' 5:0>: Trigger Po	ery trigger even (1) is combined is not combined gers are gene () stscaler Start	ent with the primar hed with the prir grated. Enable Select	nary trigger eve bits	nt to create the	PWM trigge
bit 7 bit 6	DTM: Dual T 1 = Seconda 0 = Seconda Two sep Unimplemen TRGSTRT<5	nted: Read as ' 'rigger Mode bit ary trigger event ary trigger event varate PWM trig nted: Read as ' 5:0>: Trigger Po	ery trigger even (1) is combined is not combined gers are gene () stscaler Start	ent with the primar hed with the prir grated. Enable Select	nary trigger eve bits	nt to create the	PWM trigge
	DTM: Dual T 1 = Seconda 0 = Seconda Two sep Unimplemen TRGSTRT<5	nted: Read as ' 'rigger Mode bit ary trigger event ary trigger event varate PWM trig nted: Read as ' 5:0>: Trigger Po	ery trigger even (1) is combined is not combined gers are gene () stscaler Start	ent with the primar hed with the prir grated. Enable Select	nary trigger eve bits	nt to create the	PWM trigge
bit 7 bit 6	DTM: Dual T 1 = Seconda 0 = Seconda Two sep Unimplemen TRGSTRT<5 111111 = W •	nted: Read as ' 'rigger Mode bit ary trigger event ary trigger event varate PWM trig nted: Read as ' 5:0>: Trigger Po	ery trigger ev (1) is combined is not combin gers are gene )' stscaler Start les before ge	ent with the primar hed with the prir grated. Enable Select nerating the firs	nary trigger eve bits st trigger event a	nt to create the	PWM trigge
bit 7 bit 6	DTM: Dual T 1 = Seconda 0 = Seconda Two sep Unimplemen TRGSTRT<5 111111 = W • • • 000010 = W 000010 = W	nted: Read as ' 'rigger Mode bit ary trigger event ary trigger event varate PWM trigg nted: Read as ' 5:0>: Trigger Po ait 63 PWM cyc	ery trigger ev (1) is combined is not combin gers are gene () stscaler Start les before gen es before gen	ent with the primar hed with the prin prated. Enable Select nerating the first erating the first	nary trigger even bits st trigger event a trigger event af trigger event af	nt to create the after the module ter the module ter the module	PWM trigge e is enabled is enabled is enabled

### REGISTER 15-13: TRGCONx: PWMx TRIGGER CONTROL REGISTER

R/W-0	0 R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PENH	H PENL	POLH	POLL	PMOD-	<1:0> <sup>(1)</sup>	OVRENH	OVRENL
bit 15							bit
R/W-0	0 R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
0\	/RDAT<1:0>	FLTDA	\T<1:0>	CLDA	T<1:0>	SWAP	OSYNC
bit 7							bit
Legend:							
R = Read	able bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'	
-n = Value at POR		'1' = Bit is se	t	'0' = Bit is cleared x = Bit is unknown			own
bit 15 bit 14	1 = PWM mo 0 = GPIO mo <b>PENL:</b> PWM 1 = PWM mo	dule controls F dule controls F	PWMxH pin Ownership bit PWMxL pin				
bit 13	POLH: PWM 1 = PWMxH p	AH Output Pin bin is active-loopin is active-loopin	Polarity bit w				
bit 12	POLL: PWMI 1 = PWMxL p	L Output Pin P bin is active-low bin is active-hig	olarity bit v				
bit 11-10	11 = PWM I/0 10 = PWM I/0 01 = PWM I/0	D pin pair is in D pin pair is in D pin pair is in	the Push-Pull the Redundan	endent Output Output mode			
bit 9	1 = OVRDAT	<1> provides of	le for PWMxH data for output s data for PWN	on PWMxH pin			
bit 8	1 = OVRDAT	<0> provides of	e for PWMxL P data for output es data for PWI	on PWMxL pin			
bit 7-6	If OVERENH	= 1 then OVR	DAT<1> provid	WMxL Pins if O des data for PW les data for PW	/MxH.	bled bits	
bit 5-4	FCLCONx <if If Fault active If Fault active FCLCONx<if If current-limi</if </if 	ELTMOD> = 0: , then FLTDAT , then FLTDAT ELTMOD> = 1: t active, then F	Normal Fault r <1> provides s <0> provides s Independent F LTDAT<1> pro	state for PWMx state for PWMx	H. L. PWMxH.	nabled bits	
Note 1: 2:	These bits should yield unpredictable State represents th tings.	e results.	-				

### REGISTER 15-14: IOCONx: PWMx I/O CONTROL REGISTER

### REGISTER 15-14: IOCONx: PWMx I/O CONTROL REGISTER (CONTINUED)

bit 3-2	CLDAT<1:0>: State <sup>(2)</sup> for PWMxH and PWMxL Pins if CLMODE is Enabled bits							
	FCLCONx <ifltmod> = 0: Normal Fault mode:</ifltmod>							
	If current-limit active, then CLDAT<1> provides state for PWMxH.							
	If current-limit active, then CLDAT<0> provides state for PWMxL.							
	FCLCONx <ifltmod> = 1: Independent Fault mode:</ifltmod>							
	CLDAT<1:0> is ignored.							
bit 1	SWAP<1:0>: SWAP PWMxH and PWMxL pins 1 = PWMxH output signal is connected to PWMxL pin and PWMxL signal is connected to PWMxH pins 0 = PWMxH and PWMxL pins are mapped to their respective pins							

# bit 0**OSYNC:** Output Override Synchronization bit1 = Output overrides via the OVRDAT<1:0> bits are synchronized to the PWM time base0 = Output overrides via the OVDDAT<1:0> bits occur on next CPU clock boundary

- **Note 1:** These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.
  - 2: State represents the active/inactive state of the PWM module depending on the POLH and POLL bit settings.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
IFLTMOD		CLSRC<4:0> <sup>(2</sup>				CLPOL <sup>(1)</sup>	CLMOD		
bit 15							bit		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
	FL	.TSRC<4:0> <sup>(2,3</sup>	)		FLTPOL <sup>(1)</sup>	FLTMO	D<1:0>		
bit 7							bit		
Legend:									
R = Readab	ole bit	W = Writable	bit	U = Unimple	emented bit, read	l as '0'			
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unkn	iown		
bit 15		dependent Fau	lt Mada Enab	la hit					
	1 = Independ maps FL 0 = Normal I	dent Fault mode TDAT<0> to PV Fault mode: Cu	e: Current-limi VMxL output. urrent-limit fea	t input maps F The CLDAT< <sup>,</sup> ature maps Cl	FLTDAT<1> to P 1:0> bits are not LDAT<1:0> bits > to the PWMxH	used for overrid to the PWMxH	de functions. and PWMx		
bit 14-10	CLSRC<4:0>	. Current-Limit	Control Signa	al Source Sele	ect for PWM # G	enerator bits <sup>(2,3</sup>	3)		
	11111 = Reserved								
	•								
	•								
	•								
	01000 = Res	erved							
	00111 = Fault 8								
	00110 = Fault 7								
	00101 = Fault 6 00100 = Fault 5								
	00100 = Fault 3 00011 = Fault 4								
	00011 = Fault 3								
	00001 = Fault 2								
	00000 <b>= Fau</b>	lt 1							
bit 9	CLPOL: Curr	ent-Limit Polar	ity for PWM G	enerator # bit	(1)				
	<ul> <li>1 = The selected current-limit source is active-low</li> <li>0 = The selected current-limit source is active-high</li> </ul>								
bit 8		rent-Limit Mode		-	rator # bit				
		mit function is e							
Note 1: 7	hese bits should	be changed on	ly when PTEN	N = 0. Changir	ng the clock sele	ection during op	eration will		
-	ield unpredictable								
(	Vhen Independer CLSRC<4:0> = b Fault source to pre	0000), the Fau	It Control Sou	rce Select bits	s (FLTSRC<4:0>	) should be set			
<b>3</b> : V	Vhen Independer FLTSRC<4:0> = 3	nt Fault mode is	enabled (IFL	TMOD = 1) ar	nd Fault 1 is use	d for Fault mod			

unused current-limit source to prevent the current-limit source from disabling both the PWMxH and PWMxL outputs.

### REGISTER 15-15: FCLCONx: PWMx FAULT CURRENT-LIMIT CONTROL REGISTER (CONTINUED)

- bit 7-3 **FLTSRC<4:0>:** Fault Control Signal Source Select for PWM Generator # bits<sup>(2,3)</sup>
  - 11111 = Reserved
- bit 2 **FLTPOL:** Fault Polarity for PWM Generator # bit<sup>(1)</sup>
  - 1 = The selected Fault source is active-low
  - 0 = The selected Fault source is active-high

bit 1-0 FLTMOD<1:0>: Fault Mode for PWM Generator # bits

- 11 = Fault input is disabled
- 10 = Reserved
- 01 = The selected Fault source forces PWMxH, PWMxL pins to FLTDAT values (cycle)
- 00 = The selected Fault source forces PWMxH, PWMxL pins to FLTDAT values (latched condition)
- **Note 1:** These bits should be changed only when PTEN = 0. Changing the clock selection during operation will yield unpredictable results.
  - 2: When Independent Fault mode is enabled (IFLTMOD = 1), and Fault 1 is used for Current-Limit mode (CLSRC<4:0> = b0000), the Fault Control Source Select bits (FLTSRC<4:0>) should be set to an unused Fault source to prevent Fault 1 from disabling both the PWMxL and PWMxH outputs.
  - 3: When Independent Fault mode is enabled (IFLTMOD = 1) and Fault 1 is used for Fault mode (FLTSRC<4:0> = b0000), the Current-Limit Control Source Select bits (CLSRC<4:0>) should be set to an unused current-limit source to prevent the current-limit source from disabling both the PWMxH and PWMxL outputs.

### REGISTER 15-16: TRIGX: PWMx PRIMARY TRIGGER COMPARE VALUE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			TRGCI	MP<12:5>				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	
		TRGCMP<4:0>			—		—	
bit 7	bit 7						bit 0	
Legend:								
R = Readable	bit	W = Writable I	oit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1		'1' = Bit is set	'1' = Bit is set		ared	x = Bit is unknown		

bit 15-3 IRGCMP<12:0>: Trigger Control Value bits When primary PWM functions in local time base, this register contains the compare values that can trigger the ADC module. bit 2-0 Unimplemented: Read as '0'

#### REGISTER 15-17: STRIGX: PWMx SECONDARY TRIGGER COMPARE VALUE REGISTER

	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			STRGC	MP<12:5>				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	
	Ş	STRGCMP<4:0>			_	_	—	
bit 7							bit C	
Legend:								
R = Readable b	it	W = Writable	bit	U = Unimplen	mented bit, read as '0'			
-n = Value at PC	DR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown		

bit 2-0 Unimplemented: Read as '0'

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
PHR	PHF	PLR	PLF	FLTLEBEN	CLLEBEN	LEB<6:5>		
bit 15							bit	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	
		LEB<4:0>			_		_	
bit 7							bit	
Legend:								
R = Readable	e bit	W = Writable b	oit	U = Unimplem	nented bit, read	l as '0'		
-n = Value at	POR	'1' = Bit is set '0		'0' = Bit is clea	'0' = Bit is cleared		x = Bit is unknown	
bit 14 bit 13 bit 12	1 = Falling ed 0 = LEB ignor <b>PLR:</b> PWML 1 = Rising ed 0 = LEB ignor <b>PLF:</b> PWML F	Falling Edge Tr ge of PWMxH w res falling edge Rising Edge Trig ge of PWMxL w res rising edge of Falling Edge Trig	vill trigger LE of PWMxH gger Enable ill trigger LE of PWMxL gger Enable	EB counter bit B counter				
		ge of PWMxL w						
bit 11	0 = LEB ignor FLTLEBEN: F 1 = Leading-e	es falling edge ault Input LEB dge blanking is	of PWMxL Enable bit applied to s					
bit 11 bit 10	0 = LEB ignor FLTLEBEN: F 1 = Leading-e 0 = Leading-e CLLEBEN: C 1 = Leading-e	es falling edge Fault Input LEB edge blanking is edge blanking is urrent-Limit LEB edge blanking is	of PWMxL Enable bit applied to s not applied 3 Enable bit applied to s	B counter elected Fault in	lt input limit input			
	0 = LEB ignor FLTLEBEN: F 1 = Leading-e 0 = Leading-e CLLEBEN: C 1 = Leading-e 0 = Leading-e LEB<6:0>: Le	es falling edge Fault Input LEB edge blanking is edge blanking is urrent-Limit LEF edge blanking is edge blanking is	of PWMxL Enable bit applied to s not applied B Enable bit applied to s not applied anking for Cu	B counter elected Fault in to selected Fau elected current-	lt input limit input ent-limit input	S		

### REGISTER 15-18: LEBCONX: LEADING-EDGE BLANKING CONTROL REGISTER

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
			-	P<12:5> <sup>(1,2)</sup>				
				1 < 12.52				
bit 15							bit 8	
R-0	R-0	R-0	R-0	R-0	U-0	U-0	U-0	
	P\	//////WMCAP<4:0>	,2)		_	_	_	
bit 7	bit 7						bit 0	
Legend:								
-	R = Readable bit    W = Writable bit			U = Unimplei	U = Unimplemented bit, read as '0'			
-n = Value at F	POR	'1' = Bit is set	t	'0' = Bit is cle	is cleared x = Bit is unknown			
bit 15-3	PWMCAP<1	12:0>: Captured	I PWM Time	Base Value bits	(1,2)			
	The volue in	, this register r	oproconte th	o conturod DW	M timo haca va	lua whon a la	odina odao ic	

### REGISTER 15-19: PWMCAPx: PRIMARY PWMx TIME BASE CAPTURE REGISTER

bit 15-3 **PWMCAP<12:0>:** Captured PWM Time Base Value bits<sup>(1,2)</sup> The value in this register represents the captured PWM time base value when a leading edge is detected on the current-limit input. bit 2-0 **Unimplemented:** Read as '0'

Note 1: The capture feature is only available on primary output (PWMxH).

2: This feature is active only after LEB processing on the current-limit input signal is complete.

NOTES:

# 16.0 SERIAL PERIPHERAL INTERFACE (SPI)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 18. "Serial Peripheral Interface (SPI)" (DS70206) in the "dsPIC33F/PIC24H Family Reference Manual", which is available on the Microchip web site (www.microchip.com).
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices can be serial EEPROMs, shift registers, display drivers, analog-to-digital converters and so on. The SPI module is compatible with SPI and SIOP from Motorola<sup>®</sup>.

The SPI module consists of a 16-bit shift register, SPIxSR (where x = 1), used for shifting data in and out, and a buffer register, SPIxBUF. A control register, SPIxCON, configures the module. Additionally, a status register, SPIxSTAT, indicates status conditions.

The serial interface consists of the following four pins:

- SDIx (Serial Data Input)
- SDOx (Serial Data Output)
- SCKx (Shift Clock Input Or Output)
- SSx (Active-Low Slave Select).

In Master mode operation, SCK is a clock output; in Slave mode, it is a clock input.





R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0						
SPIEN	_	SPISIDL	_	—	_	_	—						
bit 15						• •	bit 8						
U-0	R/C-0	U-0	U-0	U-0	U-0	R-0	R-0						
—	SPIROV	—	—	—	—	SPITBF	SPIRBF						
bit 7							bit (						
Legend:		C = Clearable	bit										
R = Readab	ole bit	W = Writable b	oit	U = Unimplem	ented bit, read	d as '0'							
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown						
bit 15	SPIEN: SPIX	Enable bit											
	1 = Enables n 0 = Disables r		figures SCK	k, SDOx, SDIx a	nd SSx as sei	rial port pins							
bit 14	Unimplement	ted: Read as '0	,										
bit 13	SPISIDL: Stop	p in Idle Mode b	oit										
		•		levice enters Idl	e mode								
		module operation		de									
bit 12-7	-	ted: Read as '0											
bit 6		SPIROV: Receive Overflow Flag bit											
	•	1 = A new byte/word is completely received and discarded. The user software has not read the previous data in the SPIxBUF register.											
		ow has occurre											
bit 5-2	Unimplemen	ted: Read as '0	,										
bit 1	SPITBF: SPIX	Transmit Buffe	er Full Status	bit									
		1 = Transmit not yet started, SPIxTXB is full											
				Automatically s cally cleared in l									
		TXB to SPIXE											
bit 0		k Receive Buffe		bit									
	1 = Receive of	complete, SPIx	RXB is full										
				empty. Automa									
		N SPIxSR to SF reading SPIxR>		data from SPIxSR to SPIxRXB. Automatically cleared in hardware when core reads SPIxBUF									

## REGISTER 16-1: SPIxSTAT: SPIx STATUS AND CONTROL REGISTER

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—		—	DISSCK	DISSDO	MODE16	SMP	CKE <sup>(1)</sup>
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SSEN <sup>(3)</sup>	CKP	MSTEN		SPRE<2:0>(2	2)	PPRE<	
bit 7							bit (
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimpler	nented bit, read	as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	iown
bit 15-13	Unimplemen	ted: Read as '	0'				
bit 12	DISSCK: Disa	able SCKx pin	bit (SPI Maste	er modes only)			
		PI clock is disa		ctions as I/O			
		PI clock is ena					
bit 11		able SDOx pin		unctions as I/C	,		
		is controlled b					
bit 10	•	ord/Byte Comm	•	ect bit			
		cation is word					
1.10		cation is byte-					
bit 9	Master mode:	ata Input Samp	Die Phase bit				
		sampled at e	nd of data out	put time			
	-	a sampled at m	iddle of data of	output time			
	SMP must be	cleared when	SPIv is used	in Slave mode.			
bit 8		ock Edge Sele		in Glave mode.			
511 0	1 = Serial out	put data chance	ies on transitio	on from active of	clock state to Idl	e clock state (s	see bit 6)
					ock state to activ		
bit 7		Select Enable		de) <sup>(3)</sup>			
		sed for Slave		rolled by part f	Instian		
<b>h</b> it C	-	-	-	rolled by port fu	Inction		
bit 6		olarity Select I		ve state is a lov	v level		
				e state is a high			
bit 5	MSTEN: Mas	ter Mode Enat	ole bit				
	1 = Master m						
	0 = Slave mo	ae					
		used in the Fr	amed SPI mo	des. Program t	his bit to '0' for t	he Framed SP	I modes
	RMEN = 1).	mony and acces	ndory property	loro to o voluce	of 1.1		
2: D0	not set both pri	mary and seco	nuary presca	iers to a value (	011.1.		

#### REGISTER 16-2: SPIXCON1: SPIX CONTROL REGISTER 1

**3:** This bit must be cleared when FRMEN = 1.

#### REGISTER 16-2: SPIXCON1: SPIX CONTROL REGISTER 1 (CONTINUED)

- **Note 1:** The CKE bit is not used in the Framed SPI modes. Program this bit to '0' for the Framed SPI modes (FRMEN = 1).
  - 2: Do not set both primary and secondary prescalers to a value of 1:1.
  - **3:** This bit must be cleared when FRMEN = 1.

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
FRMEN	SPIFSD	FRMPOL	—	—	—	—	—			
bit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	U-0			
_	_		_		—	FRMDLY				
bit 7							bit 0			
Legend:										
R = Readable	bit	W = Writable	W = Writable bit $U = Unimplemented bit, read as '0'$							
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown				
bit 15	FRMEN: Fran	ned SPIx Supp	ort bit							
	1 = Framed SPIx support enabled (SSx pin used as frame sync pulse input/output)									
	0 = Framed S	Plx support dis	abled							
bit 14	SPIFSD: Fran	ne Sync Pulse	Direction Con	trol bit						
	•	nc pulse input (	. ,							
	0 = Frame sy	nc pulse output	t (master)							
bit 13	FRMPOL: Fra	ame Sync Pulse	e Polarity bit							
	1 = Frame sy	nc pulse is acti	ve-high							

#### REGISTER 16-3: SPIxCON2: SPIx CONTROL REGISTER 2

T	= Frame	Sync	puise	IS	active-nign
0	= Frame	sync	pulse	is	active-low

bit 1	FRMDLY: Frame	Svnc Pulse	Edge Select bit
		0,1101 0.000	Eago Colocion

- 1 = Frame sync pulse coincides with first bit clock
- 0 = Frame sync pulse precedes first bit clock
- bit 0 Unimplemented: This bit must not be set to '1' by the user application

NOTES:

# 17.0 INTER-INTEGRATED CIRCUIT (I<sup>2</sup>C<sup>™</sup>)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet. refer to Section 19. "Inter-Integrated Circuit (I<sup>2</sup>C<sup>™</sup>)" (DS70195) in the "dsPIC33F/PIC24H Family Reference Manual", which is available on the Microchip web site (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Inter-Integrated Circuit  $(I^2C)$  module provides complete hardware support for both Slave and Multi-Master modes of the  $I^2C$  serial communication standard with a 16-bit interface.

The I<sup>2</sup>C module has a 2-pin interface, where:

- The SCLx pin is clock
- The SDAx pin is data

The I<sup>2</sup>C module offers the following key features:

- I<sup>2</sup>C interface supporting both Master and Slave modes of operation
- I<sup>2</sup>C Slave mode supports 7-bit and 10-bit addressing
- I<sup>2</sup>C Master mode supports 7-bit and 10-bit addressing
- I<sup>2</sup>C port allows bidirectional transfers between master and slaves
- Serial clock synchronization for I<sup>2</sup>C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control)
- I<sup>2</sup>C supports multi-master operation, detects bus collision and arbitrates accordingly


# 17.1 Operating Modes

The hardware fully implements all the master and slave functions of the  $l^2C$  Standard and Fast mode specifications, as well as 7-bit and 10-bit addressing.

The  $I^2C$  module can operate either as a slave or a master on an  $I^2C$  bus.

The following types of  $I^2C$  operation are supported:

- I<sup>2</sup>C slave operation with 7-bit addressing
- I<sup>2</sup>C slave operation with 10-bit addressing
- I<sup>2</sup>C master operation with 7-bit or 10-bit addressing



# 17.2 I<sup>2</sup>C Registers

I2CxCON and I2CxSTAT are control and status registers. The I2CxCON register is readable and writable. The lower six bits of I2CxSTAT are read-only. The remaining bits of the I2CxSTAT are read/write:

- I2CxRSR is the shift register used for shifting data internal to the module and the user application has no access to it
- I2CxRCV is the receive buffer and the register to which data bytes are written, or from which data bytes are read
- I2CxTRN is the transmit register to which bytes are written during a transmit operation
- The I2CxADD register holds the slave address
- A status bit, ADD10, indicates 10-bit Address mode
- The I2CxBRG acts as the Baud Rate Generator (BRG) reload value

In receive operations, I2CxRSR and I2CxRCV together form a double-buffered receiver. When I2CxRSR receives a complete byte, it is transferred to I2CxRCV, and an interrupt pulse is generated.

REGISTER '	17-1: I2C>	CON: I2Cx	CONTROL	REGISTER			
R/W-0	U-0	R/W-0	R/W-1, HC	R/W-0	R/W-0	R/W-0	R/W-0
I2CEN		I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN
bit 7	_			_			bit 0
Legend:		U = Unimple	emented bit, re	ead as '0'			
R = Readable	e bit	W = Writabl			re Settable bit	HC = Hardwar	e Clearable bit
-n = Value at		'1' = Bit is s		'0' = Bit is clea		x = Bit is unkno	
		. 20.000		0 2000 0000			
bit 15	12CEN: 120	Cx Enable bit					
					Ax and SCLx pin Illed by port func	is as serial port p tions.	vins
bit 14		ented: Read					
bit 13	I2CSIDL: S	Stop in Idle M	ode bit				
			operation whe		s an Idle mode		
bit 12	SCLREL:	SCLx Release	e Control bit (v	when operating	as I <sup>2</sup> C slave)		
		e SCLx clock	v (clock stretcł	ר)			
	If STREN = Bit is R/W		can write '0'	to initiate stretc	h and write '1' to	o release clock).	Hardware clear
					t end of slave re		
	If STREN = Bit is R/S ( transmission	i.e., software	can only write	• '1' to release o	clock). Hardware	e clear at beginni	ng of slave
bit 11			oheral Manage	ement Interface	e (IPMI) Enable b	bit	
	1 = IPMI m	-	ed; all address	ses acknowledg			
bit 10	<b>A10M:</b> 10-	bit Slave Add	ress bit				
			slave address	6			
bit 9	DISSLW: [	Disable Slew	Rate Control b	oit			
		ate control dis ate control en					
bit 8	SMEN: SM	Ibus Input Le	vels bit				
		e I/O pin thres e SMbus inpu		nt with SMbus	specification		
bit 7	GCEN: Ge	neral Call En	able bit (when	operating as I	<sup>2</sup> C slave)		
	(modul	e is enabled f	or reception)	all address is r	eceived in the I2	CxRSR	
hit C				it (where are an	ting on 120 stars	<b>`</b>	
DIL D					ung as I-C slave	)	
	1 = Enable	software or i	eceive clock s	stretching			
bit 6	<b>STREN:</b> So Used in co 1 = Enable	njunction with software or r	retch Enable b SCLREL bit.	stretching	ting as I <sup>2</sup> C slave	)	

## REGISTER 17-1: I2CxCON: I2Cx CONTROL REGISTER

## REGISTER 17-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

bit 5	ACKDT: Acknowledge Data bit (when operating as I <sup>2</sup> C master, applicable during master receive)
	Value that is transmitted when the software initiates an Acknowledge sequence. 1 = Send NACK during Acknowledge
	0 = Send ACK during Acknowledge
bit 4	<b>ACKEN:</b> Acknowledge Sequence Enable bit (when operating as I <sup>2</sup> C master, applicable during master receive)
	1 = Initiate Acknowledge sequence on SDAx and SCLx pins and transmit ACKDT data bit. Hardware clear at end of master Acknowledge sequence.
	0 = Acknowledge sequence not in progress
bit 3	RCEN: Receive Enable bit (when operating as I <sup>2</sup> C master)
	<ul> <li>1 = Enables Receive mode for I<sup>2</sup>C. Hardware clear at end of eighth bit of master receive data byte.</li> <li>0 = Receive sequence not in progress</li> </ul>
bit 2	<b>PEN:</b> Stop Condition Enable bit (when operating as I <sup>2</sup> C master)
	<ul> <li>1 = Initiate Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence.</li> <li>0 = Stop condition not in progress</li> </ul>
bit 1	<b>RSEN:</b> Repeated Start Condition Enable bit (when operating as I <sup>2</sup> C master)
	1 = Initiate Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence.
	0 = Repeated Start condition not in progress
bit 0	SEN: Start Condition Enable bit (when operating as I <sup>2</sup> C master)
	<ul> <li>1 = Initiate Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence.</li> <li>0 = Start condition not in progress</li> </ul>

R-0, HSC	R-0, HSC	U-0	U-0	U-0	R/C-0, HSC	R-0, HSC	R-0, HSC
ACKSTAT	TRSTAT	—	_		BCL	GCSTAT	ADD10
bit 15							bit 8
R/C-0, HS	R/C-0, HS	R-0, HSC	R/C-0, HSC	R/C-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC
IWCOL	I2COV	D_A	Р	S	R_W	RBF	TBF
bit 7							bit 0
Lenende				and an (0)			
Legend:	L. 1. 14	-	emented bit, r				0-#
R = Readab		W = Writabl				HSC = Hardware	
-n = Value at	POR	'1' = Bit is s	et	'0' = Bit is cle	ared	x = Bit is unknow	n
bit 15	(when opera 1 = NACK re	eceived from	naster, applic slave	able to maste	r transmit operat	ion)	
		ceived from s		Acknowledge.			
bit 14				-		ble to master tran	smit operation)
	1 = Master t 0 = Master t	transmit is in transmit is no	progress (8 b t in progress	bits + ACK)		it end of slave Ack	
bit 13-11	Unimpleme	nted: Read	<b>as</b> '0'				
bit 10	BCL: Maste	er Bus Collisio	on Detect bit				
	0 = No collis	sion	een detected n of bus collis	during a mas sion.	ter operation		
bit 9	GCSTAT: G	eneral Call S	tatus bit				
	0 = General	call address	was received was not rece ess matches	eived	ddress. Hardwar	e clear at Stop de	tection.
bit 8	ADD10: 10-	bit Address	Status bit				
	0 = 10-bit ad	ddress was n ddress was n et at match o	ot matched	matched 10-b	it address. Hard	ware clear at Stop	detection.
bit 7	IWCOL: Wr	ite Collision I	Detect bit				
	0 = No  collis	sion		-	because the I <sup>2</sup> C ile busy (cleared	-	
bit 6	I2COV: Rec	eive Overflov	v Flag bit				
	0 = No over	flow		C C	r is still holding th xRCV (cleared b	ne previous byte by software).	
bit 5		-		ng as I <sup>2</sup> C slave	-	-	
	1 = Indicate 0 = Indicate	s that the las s that the las	t byte receive t byte receive	ed was data ed was device		of slave byte.	
bit 4	P: Stop bit						
	1 = Indicate	s that a Stop	bit has been	detected last			

# REGISTER 17-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

bit 3	S: Start bit
	<ol> <li>I = Indicates that a Start (or Repeated Start) bit has been detected last</li> <li>0 = Start bit was not detected last</li> </ol>
	Hardware set or clear when Start, Repeated Start or Stop detected.
bit 2	<b>R_W:</b> Read/Write Information bit (when operating as I <sup>2</sup> C slave)
	<ul> <li>1 = Read – indicates data transfer is output from slave</li> <li>0 = Write – indicates data transfer is input to slave</li> <li>Hardware set or clear after reception of I<sup>2</sup>C device address byte.</li> </ul>
bit 1	RBF: Receive Buffer Full Status bit
	<ul> <li>1 = Receive complete, I2CxRCV is full</li> <li>0 = Receive not complete, I2CxRCV is empty</li> <li>Hardware set when I2CxRCV is written with received byte. Hardware clear when software reads</li> <li>I2CxRCV.</li> </ul>
bit 0	TBF: Transmit Buffer Full Status bit
	<ul> <li>1 = Transmit in progress, I2CxTRN is full</li> <li>0 = Transmit complete, I2CxTRN is empty</li> <li>Hardware set when software writes I2CxTRN. Hardware clear at completion of data transmission.</li> </ul>

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	_	—	_	—	_	— AMSK<9:8	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			AMS	K<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'	
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown		nown	

## REGISTER 17-3: I2CxMSK: I2Cx SLAVE MODE ADDRESS MASK REGISTER

bit 15-10 Unimplemented: Read as '0'

bit 9-0

AMSK<9:0>: Mask for Address bit x Select bits

1 = Enable masking for bit x of incoming message address; bit match not required in this position

0 = Disable masking for bit x; bit match required in this position

# 18.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 17. "UART" (DS70188) in the "dsPIC33F/PIC24H Family Reference Manual", which is available on the Microchip web site (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 device families. The UART is a full-duplex, asynchronous system that can communicate with peripheral devices, such as personal computers, LIN, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the UxCTS and UxRTS pins and also includes an IrDA<sup>®</sup> encoder and decoder.


The primary features of the UART module are:

- Full-Duplex, 8-bit or 9-bit Data Transmission through the UxTX and UxRX pins
- Even, Odd or No Parity Options (for 8-bit data)
- One or Two Stop bits
- Hardware Flow Control Option with UxCTS and UxRTS Pins
- Fully Integrated Baud Rate Generator with 16-bit Prescaler
- Baud Rates Ranging from 12.5 Mbps to 38 bps at 50 MIPS
- 4-Deep First-In First-Out (FIFO) Transmit Data Buffer
- 4-Deep FIFO Receive Data Buffer
- Parity, Framing and Buffer Overrun Error Detection
- Support for 9-bit mode with Address Detect (9th bit = 1)
- Transmit and Receive Interrupts
- A Separate Interrupt for all UART Error Conditions
- Loopback mode for Diagnostic Support
- Support for Sync and Break Characters
- Support for Automatic Baud Rate Detection
- IrDA Encoder and Decoder Logic
- 16x Baud Clock Output for IrDA<sup>®</sup> Support

A simplified block diagram of the UART module is shown in Figure 1. The UART module consists of these key hardware elements:

- Baud Rate Generator
- Asynchronous Transmitter
- Asynchronous Receiver

#### FIGURE 1: UART SIMPLIFIED BLOCK DIAGRAM



R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0			
UARTEN <sup>(1)</sup>	_	USIDL	IREN <sup>(2)</sup>	RTSMD	_	UEN	<1:0>			
bit 15							bit			
R/W-0 HC	R/W-0	R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
WAKE	LPBACK	ABAUD	URXINV	BRGH		EL<1:0>	STSEL			
bit 7	LIBROR	10100	Orotarty	BROTT	100		bit			
Legend:		HC = Hardwa	re Clearable							
R = Readable	bit	W = Writable	bit	U = Unimpler	mented bit, rea	ad as '0'				
-n = Value at F		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown			
bit 15		ARTx Enable bi					_			
						fined by UEN<1: RTx power consur				
bit 14	Unimplemen	ted: Read as '	0'							
bit 13	USIDL: Stop	in Idle Mode bi	t							
		nue module ope e module opera			dle mode					
bit 12	IREN: IrDA <sup>®</sup>	Encoder and D	ecoder Enable	e bit <sup>(2)</sup>						
		coder and dec coder and dec								
bit 11	RTSMD: Mode Selection for UxRTS Pin bit									
		oin in Simplex n oin in Flow Con								
bit 10	Unimplemen	ted: Read as '	0'							
bit 9-8	UEN<1:0>: U	JARTx Enable b	oits							
	$10 = UxTX, \\ 01 = UxTX,$	UxRX, UxCTS UxRX and UxR and UxRX pins	and UxRTS pi	ins are enable nabled an <u>d us</u>	d an <u>d used</u> ed; UxCTS pir	controlled by point controlled by point controlled by point by point controlled by point controlled by point controlled by point control by po	ort latches			
bit 7	WAKE: Wake	e-up on Start bi	t Detect During	g Sleep Mode	Enable bit					
	in hardwa	are on following		RX pin; interru	upt generated	on falling edge; t	oit cleared			
bit 6	<ul> <li>0 = No wake-up enabled</li> <li>LPBACK: UARTx Loopback Mode Select bit</li> </ul>									
	1 = Enable L	oopback mode k mode is disal		bit						
bit 5	•	o-Baud Enable								
	1 = Enable b	aud rate meas	urement on th	e next charact e upon comple		reception of a Sy	/nc field (55ł			
bit 4	0 = Baud rate	e measuremen ceive Polarity Ir	t disabled or c							
	0 = Baud rate	e measuremen ceive Polarity Ir	t disabled or c							

#### REGISTER 18-1: UXMODE: UARTX MODE REGISTER

- **Note 1:** Refer to **Section 17. "UART**" (DS70188) in the *"dsPIC33F/PIC24H Family Reference Manual"* for information on enabling the UART module for receive or transmit operation.
  - 2: This feature is only available for the 16x BRG mode (BRGH = 0).

# **REGISTER 18-1: UXMODE: UARTX MODE REGISTER (CONTINUED)**

BRGH: High Baud Rate Enable bit
<ul> <li>1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode)</li> <li>0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode)</li> </ul>
PDSEL<1:0>: Parity and Data Selection bits
<ul> <li>11 = 9-bit data, no parity</li> <li>10 = 8-bit data, odd parity</li> <li>01 = 8-bit data, even parity</li> <li>00 = 8-bit data, no parity</li> </ul>
<b>STSEL:</b> Stop Bit Selection bit 1 = Two Stop bits 0 = One Stop bit

- **Note 1:** Refer to **Section 17. "UART"** (DS70188) in the *"dsPIC33F/PIC24H Family Reference Manual"* for information on enabling the UART module for receive or transmit operation.
  - **2:** This feature is only available for the 16x BRG mode (BRGH = 0).

R/W-0	R/W-0	R/W-0	U-0	R/W-0, HC	R/W-0	R-0	R-1			
UTXISEL1	UTXINV	UTXISEL0		UTXBRK	UTXEN <sup>(1)</sup>	UTXBF	TRMT			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/C-0	R-0			
	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA			
bit 7							bit			
Legend:		HC = Hardware	Clearable bit	C = Clearable	e bit					
R = Readable	bit	W = Writable bit		U = Unimpler	mented bit, rea	d as '0'				
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unl	known			
bit 15,13		>: Transmission	Interrunt Mode	Selection hits						
511 10,10		ed; do not use	interrupt mode							
		ot when a charac	ter is transferr	ed to the Tran	smit Shift regi	ster, and as	a result, th			
		it buffer becomes of when the last		hifted out of t	ho Transmit (	Shift register:	all transm			
		ons are complete				Sillit Tegister,				
	00 = Interrup	ot when a charact	ter is transferre		mit Shift regist	er (this implie	es there is a			
bit 14		nsmit Polarity Inve		( bullet)						
	If IREN = 0:									
	1 = UxTX Idle state is '0' 0 = UxTX Idle state is '1'									
	<u>If IREN = 1:</u>									
		coded UxTX Idle coded UxTX Idle								
bit 12		ted: Read as '0'								
bit 11		ansmit Break bit								
	1 = Send Syr	nc Break on next t	transmission -	Start bit, follow	ed by twelve '0	' bits, followe	d by Stop bi			
	cleared by hardware upon completion									
bit 10	0 = Sync Break transmission disabled or completed									
DIL TU		UTXEN: Transmit Enable bit <sup>(1)</sup>								
	<ul> <li>1 = Transmit enabled, UxTX pin controlled by UARTx</li> <li>0 = Transmit disabled, any pending transmission is aborted and buffer is reset; UxTX pin controlled</li> </ul>									
	by port									
bit 9		smit Buffer Full S	tatus bit (read-o	only)						
	1 = Transmit 0 = Transmit	buffer is full buffer is not full;	at least one mo	ore character ca	an be written					
bit 8	TRMT: Transmit Shift Register Empty bit (read-only)									
	1 = Transmit	Shift register is er Shift register is n	npty and transr	nit buffer is emp			s completed			
bit 7-6		0>: Receive Inter								
	11 = Interrup 10 = Interrup 0x = Interrup	ot is set on UxRSI ot is set on UxRSI ot is set when any	R transfer maki R transfer maki / character is re	ng the receive ng the receive l eceived and tra	ouffer 3/4 full (i	.e., has 3 data	a characters			

#### **REGISTER 18-2: UxSTA: UARTx STATUS AND CONTROL REGISTER**

**Note 1:** Refer to **Section 17. "UART"** (DS70188) in the *"dsPIC33F/PIC24H Family Reference Manual"* for information on enabling the UART module for transmit operation.

buffer; receive buffer has one or more characters

## REGISTER 18-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 5	<b>ADDEN:</b> Address Character Detect bit (bit 8 of received data = 1)
	1 = Address Detect mode enabled. If 9-bit mode is not selected, this does not take effect.
	0 = Address Detect mode disabled
bit 4	RIDLE: Receiver Idle bit (read-only)
	1 = Receiver is Idle
	0 = Receiver is active
bit 3	PERR: Parity Error Status bit (read-only)
	1 = Parity error has been detected for the current character (character at the top of the receive FIFO)
	0 = Parity error has not been detected
bit 2	FERR: Framing Error Status bit (read-only)
	1 = Framing error has been detected for the current character (character at the top of the receive FIFO)
	0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (clear/read-only)
	1 = Receive buffer has overflowed
	0 = Receive buffer has not overflowed. Clearing a previously set OERR bit (1 $\rightarrow$ 0 transition) will reset the receiver buffer and the UxRSR to the empty state.
bit 0	URXDA: Receive Buffer Data Available bit (read-only)
	1 = Receive buffer has data, at least one more character can be read
	0 = Receive buffer is empty
Note 1:	Refer to <b>Section 17. "UART"</b> (DS70188) in the <i>"dsPIC33F/PIC24H Family Reference Manual"</i> for information on enabling the UART module for transmit operation.

NOTES:

# 19.0 HIGH-SPEED 10-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 44. "High-Speed 10-bit Analog-to-Digital Converter (ADC)" (DS70321) in the "dsPIC33F/PIC24H Family Reference Manual", which is available on the Microchip web site (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 devices provide high-speed successive approximation analog to digital conversions to support applications such as AC/DC and DC/DC power converters.

## **19.1 Features Overview**

The ADC module comprises the following features:

- 10-bit resolution
- Unipolar inputs
- Up to two Successive Approximation Registers (SARs)
- Up to 12 external input channels
- Up to two internal analog inputs
- Dedicated result register for each analog input
- ±1 LSB accuracy at 3.3V
- Single supply operation
- 4 Msps conversion rate at 3.3V (devices with two SARs)
- 2 Msps conversion rate at 3.3V (devices with one SAR)
- Low-power CMOS technology

## 19.2 Module Description

This ADC module is designed for applications that require low latency between the request for conversion and the resultant output data. Typical applications include:

- AC/DC power supplies
- DC/DC converters
- Power Factor Correction (PFC)

This ADC works with the high-speed PWM module in power control applications that require high-frequency control loops. This module can sample and convert two analog inputs in a 0.5 microsecond when two SARs are used. This small conversion delay reduces the "phase lag" between measurement and control system response.

Up to five inputs may be sampled at a time (four inputs from the dedicated sample and hold circuits and one from the shared sample and hold circuit). If multiple inputs request conversion, the ADC will convert them in a sequential manner, starting with the lowest order input.

This ADC design provides each pair of analog inputs (AN1,AN0), (AN3,AN2),..., the ability to specify its own trigger source out of a maximum of sixteen different trigger sources. This capability allows this ADC to sample and convert analog inputs that are associated with PWM generators operating on independent time bases.

The user application typically requires synchronization between analog data sampling and PWM output to the application circuit. The very high-speed operation of this ADC module allows "data on demand".

In addition, several hardware features have been added to the peripheral interface to improve real-time performance in a typical DSP-based application.

- · Result alignment options
- Automated sampling
- External conversion start control
- Two internal inputs to monitor INTREF internal reference and EXTREF input signal


# 19.3 Module Functionality


The high-speed 10-bit ADC module is designed to support power conversion applications when used with the High-Speed PWM module. The ADC may have one or two SAR modules, depending on the device variant. If two SARs are present on a device, two conversions can be processed at a time, yielding 4 Msps conversion rate. If only one SAR is present on a device, only one conversion can be processed at a time, yielding 2 Msps conversion rate. The high-speed 10-bit ADC produces two 10-bit conversion results in a 0.5 microsecond.


The ADC module supports up to 12 external analog inputs and two internal analog inputs. To monitor reference voltage, two internal inputs, AN12 and AN13, are connected to the EXTREF and INTREF voltages, respectively.

The analog reference voltage is defined as the device supply voltage (AVDD/AVSS).


Block diagrams of the ADC module are shown in Figure 19-1 through Figure 19-6.









#### FIGURE 19-3: ADC BLOCK DIAGRAM FOR dsPIC33FJ06GS202 DEVICES WITH ONE SAR



#### FIGURE 19-4: ADC BLOCK DIAGRAM FOR dsPIC33FJ16GS402/404 DEVICES WITH ONE SAR





## **19.4 ADC Control Registers**

The ADC module uses the following control and status registers:

- ADCON: Analog-to-Digital Control Register
- ADSTAT: Analog-to-Digital Status Register
- ADBASE: Analog-to-Digital Base Register
- ADPCFG: Analog-to-Digital Port Configuration Register
- ADCPC0: Analog-to-Digital Convert Pair Control Register 0
- ADCPC1: Analog-to-Digital Convert Pair Control Register 1
- ADCPC2: Analog-to-Digital Convert Pair Control Register 2
- ADCPC3: Analog-to-Digital Convert Pair Control Register 3(1)

The ADCON register controls the operation of the ADC module. The ADSTAT register displays the status of the conversion processes. The ADPCFG registers configure the port pins as analog inputs or as digital I/O. The ADCPCx registers control the triggering of the ADC conversions. See Register 19-1 through Register 19-8 for detailed bit configurations.

Note:	A unique feature of the ADC module is its						
	ability	/ to	sample	e in	puts	in	an
	asynchronous manner. Individual sample						
	and	hold	circuits	can	be	trigg	ered
	independently of each other.						

R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0	
ADON		ADSIDL	SLOWCLK <sup>(1)</sup>	_	GSWTRG	—	FORM <sup>(1)</sup>	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-1	R/W-1	
EIE <sup>(1)</sup>	ORDER <sup>(1,2)</sup>	SEQSAMP <sup>(1,2)</sup>	ASYNCSAMP <sup>(1)</sup>	—	l A	ADCS<2:0> <sup>(1)</sup>		
bit 7							bit (	
Legend:								
R = Reada	ıble bit	W = Writable bit	t	U = Unimple	emented bit, rea	d as '0'		
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unl	known	
bit 15	ADON: Anal	og-to-Digital Ope	rating Mode bit					
	1 = Analog-to 0 = ADC con		er (ADC) module is	operating				
bit 14	Unimplemer	nted: Read as '0'						
bit 13	ADSIDL: Sto	p in Idle Mode bi	t					
		ue module operation module operation	ation when device on in Idle mode	enters Idle m	ode			
bit 12	SLOWCLK:	Enable The Slow	Clock Divider bit <sup>(*</sup>	)				
		<ul> <li>1 = ADC is clocked by the auxiliary PLL (ACLK)</li> <li>0 = ADC is clock by the primary PLL (Fvco)</li> </ul>						
bit 11	Unimplemer	nted: Read as '0'	,					
bit 10	When this bi	isters. This bit m	rigger bit er, it will trigger cc ust be cleared by t					
bit 9		nted: Read as '0'	,					
bit 8	FORM: Data	Output Format b	<sub>bit</sub> (1)					
			dddd dd00 000 dd dddd dddd)	0)				
bit 7		terrupt Enable bit						
	1 = Interrupt	is generated afte	er first conversion is er second conversio	•	ted			
bit 6	-	nversion Order bi		·				
	1 = Odd num	bered analog inp	out is converted fire					
bit 5	<ul> <li>0 = Even numbered analog input is converted first, followed by conversion of odd numbered input SEQSAMP: Sequential Sample Enable bit<sup>(1,2)</sup></li> <li>1 = Shared Sample and Hold (S&amp;H) circuit is sampled at the start of the second conversion if ORDER = 0. If ORDER = 1, then the shared S&amp;H is sampled at the start of the first conversion.</li> <li>0 = Shared S&amp;H is sampled at the same time the dedicated S&amp;H is sampled if the shared S&amp;H is not currently busy with an existing conversion process. If the shared S&amp;H is busy at the time the dedicated S&amp;H is sampled, then the shared S&amp;H will sample at the start of the new conversion cycle.</li> </ul>							
bit 4	ASYNCSAM	P: Asynchronous	s Dedicated S&H S	ampling Ena	able bit <sup>(1)</sup>			
	pulse is	detected.	onstantly sampling		-	-		
		in two ADC clock	s sampling when th < cycles.	e trigger eve	ent is detected a	na completes	the samplin	
Note 1	This control bit	can only be cha	nged while ADC is	disabled (Af	OON = 0			
		-	ices with one SAR		···· ·/·			

#### REGISTER 19-1: ADCON: ANALOG-TO-DIGITAL CONTROL REGISTER

2: This bit is only available on devices with one SAR.

#### REGISTER 19-1: ADCON: ANALOG-TO-DIGITAL CONTROL REGISTER (CONTINUED)

- bit 3 Unimplemented: Read as '0'
- bit 2-0 ADCS<2:0>: Analog-to-Digital Conversion Clock Divider Select bits<sup>(1)</sup>
  - 111 = FADC/8 110 = FADC/7 101 = FADC/6 100 = FADC/5 011 = FADC/4 (default) 010 = FADC/3 001 = FADC/2
  - 000 = FADC/1
  - Note 1: This control bit can only be changed while ADC is disabled (ADON = 0).
    - 2: This bit is only available on devices with one SAR.

REGISTER 19-2: ADSTAT	: ANALOG-TO-DIGITAL	STATUS REGISTER
-----------------------	---------------------	-----------------

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	_	—	—
bit 15 bit 8							

U-0	R/C-0, HS						
—	P6RDY	P5RDY	P4RDY	P3RDY	P2RDY	P1RDY	P0RDY
bit 7							bit 0

## Legend:

Legena:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	Unimplemented bit, read as '0'		
-n = Value at POR C = Clearable bit	'1' = Bit is set HS = Hardware Settable bit	'0' = Bit is cleared	x = Bit is unknown		

bit 15-7	Unimplemented: Read as '0'
bit 6	P6RDY: Conversion Data for Pair 6 Ready bit
	Bit is set when data is ready in buffer, cleared when a '0' is written to this bit.
bit 5	P5RDY: Conversion Data for Pair 5 Ready bit
	Bit is set when data is ready in buffer, cleared when a '0' is written to this bit.
bit 4	P4RDY: Conversion Data for Pair 4 Ready bit
	Bit is set when data is ready in buffer, cleared when a '0' is written to this bit.
bit 3	P3RDY: Conversion Data for Pair 3 Ready bit
	Bit is set when data is ready in buffer, cleared when a '0' is written to this bit.
bit 2	P2RDY: Conversion Data for Pair 2 Ready bit
	Bit is set when data is ready in buffer, cleared when a '0' is written to this bit.
bit 1	P1RDY: Conversion Data for Pair 1 Ready bit
	Bit is set when data is ready in buffer, cleared when a '0' is written to this bit.
bit 0	PORDY: Conversion Data for Pair 0 Ready bit
	Bit is set when data is ready in buffer, cleared when a '0' is written to this bit.

#### REGISTER 19-3: ADBASE: ANALOG-TO-DIGITAL BASE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADBASE<15:8>							
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
ADBASE<7:1>						—	
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

# bit 15-1 ADBASE<15:1>: This register contains the base address of the user's ADC Interrupt Service Routine jump table. This register, when read, contains the sum of the ADBASE register contents and the encoded value of the PxRDY status bits. The encoder logic provides the bit number of the highest priority PxRDY bits where P0RDY is the highest priority, and P6RDY is the lowest priority.

bit 0 Unimplemented: Read as '0'

Note 1: The encoding results are shifted left two bits so bits 1-0 of the result are always zero.

2: As an alternative to using the ADBASE Register, the ADCP0-6 ADC Pair Conversion Complete Interrupts can be used to invoke A to D conversion completion routines for individual ADC input pairs.

#### REGISTER 19-4: ADPCFG: ANALOG-TO-DIGITAL PORT CONFIGURATION REGISTER

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—		—	PCFG11	PCFG10	PCFG9	PCFG8
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| PCFG7 | PCFG6 | PCFG5 | PCFG4 | PCFG3 | PCFG2 | PCFG1 | PCFG0 |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-12 Unimplemented: Read as '0'

PCFG11:PCFG0: Analog-to-Digital Port Configuration Control bits<sup>(1)</sup>

1 = Port pin in Digital mode, port read input enabled, Analog-to-Digital input multiplexor connected to AVss

0 = Port pin in Analog mode, port read input disabled, Analog-to-Digital samples pin voltage

**Note 1:** Not all PCFGx bits are available on all devices. See Figure 19-1 through Figure 19-6 for the available analog pins (PCFGx = ANx, where x = 0-11).

bit 11-0

## REGISTER 19-5: ADCPC0: ANALOG-TO-DIGITAL CONVERT PAIR CONTROL REGISTER 0

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
IRQEN1	PEND1	SWTRG1	TRGSRC1<4:0>					
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
IRQEN0	PEND0	SWTRG0			TRGSRC0<4:0	>		
bit 7							bit 0	
Legend:								
R = Readable	bit	W = Writable I	bit U = Unimplemented bit, read as '0'					
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			iown	
bit 15	<b>IRQEN1:</b> Interrupt Request Enable 1 bit 1 = Enable IRQ generation when requested conversion of channels AN3 and AN2 is completed 0 = IRQ is not generated							
bit 14	<b>PEND1:</b> Pending Conversion Status 1 bit 1 = Conversion of channels AN3 and AN2 is pending. Set when selected trigger is asserted 0 = Conversion is complete							
bit 13	<b>SWTRG1:</b> Software Trigger 1 bit 1 = Start conversion of AN3 and AN2 (if selected in TRGSRC bits) <sup>(1)</sup> This bit is automatically cleared by hardware when the PEND1 bit is set. 0 = Conversion is not started							

**Note 1:** The trigger source must be set as global software trigger prior to setting this bit to '1'. If other conversions are in progress, then conversion will be performed when the conversion resources are available.

#### **REGISTER 19-5:** ADCPC0: ANALOG-TO-DIGITAL CONVERT PAIR CONTROL REGISTER 0 (CONTINUED) bit 12-8 TRGSRC1<4:0>: Trigger 1 Source Selection bits Selects trigger source for conversion of analog channels AN3 and AN2. 11111 = Timer2 period match 11011 = Reserved 11010 = PWM Generator 4 current-limit ADC trigger 11001 = PWM Generator 3 current-limit ADC trigger 11000 = PWM Generator 2 current-limit ADC trigger 10111 = PWM Generator 1 current-limit ADC trigger 10110 = Reserved 10010 = Reserved 10001 = PWM Generator 4 secondary trigger selected 10000 = PWM Generator 3 secondary trigger selected 01111 = PWM Generator 2 secondary trigger selected 01110 = PWM Generator 1 secondary trigger selected 01101 = Reserved 01100 = Timer1 period match 01000 = Reserved 00111 = PWM Generator 4 primary trigger selected 00110 = PWM Generator 3 primary trigger selected 00101 = PWM Generator 2 primary trigger selected 00100 = PWM Generator 1 primary trigger selected 00011 = PWM Special Event Trigger selected 00010 = Global software trigger selected 00001 = Individual software trigger selected 00000 = No conversion enabled bit 7 IRQEN0: Interrupt Request Enable 0 bit 1 = Enable IRQ generation when requested conversion of channels AN1 and AN0 is completed 0 = IRQ is not generated bit 6 PENDO: Pending Conversion Status 0 bit 1 = Conversion of channels AN1 and AN0 is pending; set when selected trigger is asserted 0 = Conversion is complete SWTRG0: Software Trigger 0 bit bit 5 1 = Start conversion of AN1 and AN0 (if selected by TRGSRC bits)<sup>(1)</sup> This bit is automatically cleared by hardware when the PEND0 bit is set. 0 = Conversion is not started

**Note 1:** The trigger source must be set as global software trigger prior to setting this bit to '1'. If other conversions are in progress, then conversion will be performed when the conversion resources are available.

# REGISTER 19-5: ADCPC0: ANALOG-TO-DIGITAL CONVERT PAIR CONTROL REGISTER 0 (CONTINUED)

bit 4-0	TRGSRC0<4:0>: Trigger 0 Source Selection bits
	Selects trigger source for conversion of analog channels AN1 and AN0.
	11111 = Timer2 period match
	•
	•
	11011 = Reserved
	11010 = PWM Generator 4 current-limit ADC trigger
	11001 = PWM Generator 3 current-limit ADC trigger
	11000 = PWM Generator 2 current-limit ADC trigger
	10111 = PWM Generator 1 current-limit ADC trigger
	10110 = Reserved
	•
	•
	10010 = Reserved
	10001 = PWM Generator 4 secondary trigger selected
	10000 = PWM Generator 3 secondary trigger selected
	01111 = PWM Generator 2 secondary trigger selected
	01110 = PWM Generator 1 secondary trigger selected
	01101 = Reserved
	01100 = Timer1 period match
	•
	•
	• 01000 Decembed
	01000 = Reserved
	00111 = PWM Generator 4 primary trigger selected
	00110 = PWM Generator 3 primary trigger selected
	00101 = PWM Generator 2 primary trigger selected
	00100 = PWM Generator 1 primary trigger selected
	00011 = PWM Special Event Trigger selected
	00010 = Global software trigger selected
	00001 = Individual software trigger selected
	00000 = No conversion enabled

**Note 1:** The trigger source must be set as global software trigger prior to setting this bit to '1'. If other conversions are in progress, then conversion will be performed when the conversion resources are available.

## REGISTER 19-6: ADCPC1: ANALOG-TO-DIGITAL CONVERT PAIR CONTROL REGISTER 1

5 444		5444.0	5444.0	<b>D</b> 444 a	<b>D</b> 444 c	<b>D</b> 444 a	5444		
R/W-0		R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
IRQEN	3 <sup>(1)</sup> PEND3 <sup>(1)</sup>	) SWTRG3 <sup>(1)</sup>		Т	RGSRC3<4:0>	<b>(</b> 1)			
bit 15							bit 8		
R/W-0	0 R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
IRQEN	2 <sup>(2)</sup> PEND2 <sup>(2)</sup>	) SWTRG2 <sup>(2)</sup>	TRGSRC2<4:0> <sup>(2)</sup>						
bit 7							bit 0		
Legend:									
R = Read	able bit	W = Writable I	oit	U = Unimplemented bit, read as '0'					
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
bit 15	<ul> <li>IRQEN3: Interrupt Request Enable 3 bit<sup>(1)</sup></li> <li>1 = Enable IRQ generation when requested conversion of channels AN7 and AN6 is cor</li> <li>0 = IRQ is not generated</li> </ul>						ompleted		
bit 14	1 = Conver	<b>PEND3:</b> Pending Conversion Status 3 bit <sup>(1)</sup> 1 = Conversion of channels AN7 and AN6 is pending. Set when selected trigger is asserted 0 = Conversion is complete							
bit 13 SWTRG3: Software Trigger 3 1 = Start conversion of AN7 a This bit is automatically cleare 0 = Conversion is not started			and AN6 (if so red by hardwa		,				
Note 1:		hese bits are available in the dsPIC33FJ16GS402/404, dsPIC33FJ16GS504, dsPIC33FJ16GS502 and sPIC33FJ06GS101 devices only.							
2. These bits are subjects in the deDIC22E MCCCERC deDIC22E MCCCERCA deDIC22E MCCCERCA				100					

2: These bits are available in the dsPIC33FJ16GS502, dsPIC33FJ16GS504, dsPIC33FJ06GS102, dsPIC33FJ06GS202 and dsPIC33FJ16GS402/404 devices only.

**3:** The trigger source must be set as global software trigger prior to setting this bit to '1'. If other conversions are in progress, then conversion will be performed when the conversion resources are available.

# REGISTER 19-6: ADCPC1: ANALOG-TO-DIGITAL CONVERT PAIR CONTROL REGISTER 1 (CONTINUED)

bit 12-8	<b>TRGSRC3&lt;4:0&gt;:</b> Trigger 3 Source Selection bits <sup>(1)</sup> Selects trigger source for conversion of analog channels AN7 and AN6. 11111 = Timer2 period match
	• 11011 = Reserved 11010 = PWM Generator 4 current-limit ADC trigger 11001 = PWM Generator 3 current-limit ADC trigger 1000 = PWM Generator 2 current-limit ADC trigger 10111 = PWM Generator 1 current-limit ADC trigger 10110 = Reserved •
	• 10010 = Reserved 10001 = PWM Generator 4 secondary trigger selected 10000 = PWM Generator 3 secondary trigger selected 01111 = PWM Generator 2 secondary trigger selected 01110 = PWM Generator 1 secondary trigger selected 01101 = Reserved 01100 = Timer1 period match
	<ul> <li>01100 = Reserved</li> <li>01111 = PWM Generator 4 primary trigger selected</li> <li>00111 = PWM Generator 3 primary trigger selected</li> <li>00101 = PWM Generator 2 primary trigger selected</li> <li>00100 = PWM Generator 1 primary trigger selected</li> <li>00011 = PWM Special Event Trigger selected</li> <li>00010 = Global software trigger selected</li> <li>00001 = Individual software trigger selected</li> <li>00000 = No conversion enabled</li> </ul>
bit 7	<b>IRQEN2:</b> Interrupt Request Enable 2 bit <sup>(2)</sup> 1 = Enable IRQ generation when requested conversion of channels AN5 and AN4 is completed 0 = IRQ is not generated
bit 6	<b>PEND2:</b> Pending Conversion Status 2 bit <sup>(2)</sup> 1 = Conversion of channels AN5 and AN4 is pending; set when selected trigger is asserted. 0 = Conversion is complete
bit 5	<b>SWTRG2:</b> Software Trigger 2 bit <sup>(2)</sup> 1 = Start conversion of AN5 and AN4 (if selected by TRGSRC bits) <sup>(3)</sup> This bit is automatically cleared by hardware when the PEND2 bit is set. 0 = Conversion is not started
Note 1: 2:	These bits are available in the dsPIC33FJ16GS402/404, dsPIC33FJ16GS504, dsPIC33FJ16GS502 and dsPIC33FJ06GS101 devices only. These bits are available in the dsPIC33FJ16GS502, dsPIC33FJ16GS504, dsPIC33FJ06GS102,
	dsPIC33FJ06GS202 and dsPIC33FJ16GS402/404 devices only.

**3:** The trigger source must be set as global software trigger prior to setting this bit to '1'. If other conversions are in progress, then conversion will be performed when the conversion resources are available.

#### REGISTER 19-6: ADCPC1: ANALOG-TO-DIGITAL CONVERT PAIR CONTROL REGISTER 1 (CONTINUED)

bit 4-0 TRGSRC2<4:0>: Trigger 2 Source Selection bits Selects trigger source for conversion of analog channels AN5 and AN4. 11111 = Timer2 period match 11011 = Reserved 11010 = PWM Generator 4 current-limit ADC trigger 11001 = PWM Generator 3 current-limit ADC trigger 11000 = PWM Generator 2 current-limit ADC trigger 10111 = PWM Generator 1 current-limit ADC trigger 10110 = Reserved 10010 = Reserved 10001 = PWM Generator 4 secondary trigger selected 10000 = PWM Generator 3 secondary trigger selected 01111 = PWM Generator 2 secondary trigger selected 01110 = PWM Generator 1 secondary trigger selected 01101 = Reserved 01100 = Timer1 period match 01000 = Reserved 00111 = PWM Generator 4 primary trigger selected 00110 = PWM Generator 3 primary trigger selected 00101 = PWM Generator 2 primary trigger selected 00100 = PWM Generator 1 primary trigger selected 00011 = PWM Special Event Trigger selected 00010 = Global software trigger selected 00001 = Individual software trigger selected 00000 = No conversion enabled

- **Note 1:** These bits are available in the dsPIC33FJ16GS402/404, dsPIC33FJ16GS504, dsPIC33FJ16GS502 and dsPIC33FJ06GS101 devices only.
  - 2: These bits are available in the dsPIC33FJ16GS502, dsPIC33FJ16GS504, dsPIC33FJ06GS102, dsPIC33FJ06GS202 and dsPIC33FJ16GS402/404 devices only.
  - **3:** The trigger source must be set as global software trigger prior to setting this bit to '1'. If other conversions are in progress, then conversion will be performed when the conversion resources are available.

# dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04

#### REGISTER 19-7: ADCPC2: ANALOG-TO-DIGITAL CONVERT PAIR CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IRQEN5	PEND5	SWTRG5	TRGSRC5<4:0>				
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
IRQEN4	PEND4	SWTRG4	TRGSRC4<4:0>				
bit 7							bit 0

R = Readable bit $W = V$	Vritable bit U = Unimple	emented bit, read as '0'
-n = Value at POR '1' = B	Bit is set '0' = Bit is cl	eared x = Bit is unknown

bit 15	<b>IRQEN5:</b> Interrupt Request Enable 5 bit 1 = Enable IRQ generation when requested conversion of channels AN11 and AN10 is completed 0 = IRQ is not generated
bit 14	<b>PEND5:</b> Pending Conversion Status 5 bit 1 = Conversion of channels AN11 and AN10 is pending; set when selected trigger is asserted 0 = Conversion is complete
bit 13	<b>SWTRG5:</b> Software Trigger 5 bit 1 = Start conversion of AN11 and AN10 (if selected in TRGSRC bits) <sup>(2)</sup> This bit is automatically cleared by hardware when the PEND5 bit is set. 0 = Conversion is not started

- **Note 1:** This register is only implemented on the dsPIC33FJ16GS504 devices.
  - 2: The trigger source must be set as global software trigger prior to setting this bit to '1'. If other conversions are in progress, then conversion will be performed when the conversion resources are available.

# REGISTER 19-7: ADCPC2: ANALOG-TO-DIGITAL CONVERT PAIR CONTROL REGISTER 2 (CONTINUED)

bit 12-8	<b>TRGSRC5&lt;4:0&gt;:</b> Trigger 5 Source Selection bits Selects trigger source for conversion of analog channels AN11 and AN10. 11111 = Timer2 period match
	•
	•
	11011 = Reserved 11010 = PWM Generator 4 current-limit ADC trigger 11001 = PWM Generator 3 current-limit ADC trigger 11000 = PWM Generator 2 current-limit ADC trigger 10111 = PWM Generator 1 current-limit ADC trigger 10110 = Reserved
	•
	10010 = Reserved 10001 = PWM Generator 4 secondary trigger selected 10000 = PWM Generator 3 secondary trigger selected 01111 = PWM Generator 2 secondary trigger selected 01110 = PWM Generator 1 secondary trigger selected 01101 = Reserved 01100 = Timer1 period match
	•
	• 01000 = Reserved 00111 = PWM Generator 4 primary trigger selected 00110 = PWM Generator 3 primary trigger selected 00101 = PWM Generator 2 primary trigger selected 00100 = PWM Generator 1 primary trigger selected 00011 = PWM Special Event Trigger selected 00010 = Global software trigger selected 00001 = Individual software trigger selected 00000 = No conversion enabled
bit 7	<b>IRQEN4:</b> Interrupt Request Enable 4 bit 1 = Enable IRQ generation when requested conversion of channels AN9 and AN8 is completed 0 = IRQ is not generated
bit 6	<b>PEND4:</b> Pending Conversion Status 4 bit 1 = Conversion of channels AN9 and AN8 is pending; set when selected trigger is asserted 0 = Conversion is complete
bit 5	<b>SWTRG4:</b> Software Trigger4 bit 1 = Start conversion of AN9 and AN8 (if selected by TRGSRC bits) <sup>(2)</sup> This bit is automatically cleared by hardware when the PEND4 bit is set. 0 = Conversion is not started

- Note 1: This register is only implemented on the dsPIC33FJ16GS504 devices.
  - 2: The trigger source must be set as global software trigger prior to setting this bit to '1'. If other conversions are in progress, then conversion will be performed when the conversion resources are available.

# REGISTER 19-7: ADCPC2: ANALOG-TO-DIGITAL CONVERT PAIR CONTROL REGISTER 2 (CONTINUED)

bit 4-0	TRGSRC4<4:0>: Trigger 4 Source Selection bits
	Selects trigger source for conversion of analog channels AN9 and AN8.
	11111 = Timer2 period match
	•
	•
	• 11011 Decement
	11011 = Reserved
	11010 = PWM Generator 4 current-limit ADC trigger
	11001 = PWM Generator 3 current-limit ADC trigger
	11000 = PWM Generator 2 current-limit ADC trigger
	10111 = PWM Generator 1 current-limit ADC trigger
	10110 = Reserved
	10010 = Reserved
	10001 = PWM Generator 4 secondary trigger selected
	10000 = PWM Generator 3 secondary trigger selected
	01111 = PWM Generator 2 secondary trigger selected
	01110 = PWM Generator 1 secondary trigger selected
	01101 = Reserved
	01100 = Timer1 period match
	•
	•
	01000 = Reserved
	00111 = PWM Generator 4 primary trigger selected
	00110 = PWM Generator 3 primary trigger selected
	00101 = PWM Generator 2 primary trigger selected
	00100 = PWM Generator 1 primary trigger selected
	00011 = PWM Special Event Trigger selected
	00010 = Global software trigger selected
	00001 = Individual software trigger selected
	00000 = No conversion enabled

- **Note 1:** This register is only implemented on the dsPIC33FJ16GS504 devices.
  - 2: The trigger source must be set as global software trigger prior to setting this bit to '1'. If other conversions are in progress, then conversion will be performed when the conversion resources are available.

# dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04

### REGISTER 19-8: ADCPC3: ANALOG-TO-DIGITAL CONVERT PAIR CONTROL REGISTER 3<sup>(1)</sup>

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
	—	—	_	_	—	—	—		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
IRQEN6	PEND6	SWTRG6	TRGSRC6<4:0>						
bit 7 bit 0									
Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'									
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x					x = Bit is unknown				
bit 15-8	Unimplemen	ted: Read as '	)'						
bit 7	IRQEN6: Inte	rrupt Request B	Enable 6 bit						
	1 = Enable IR 0 = IRQ is not	•	vhen requeste	ed conversion	of channels AN1	3 and AN12 is	s completed		
bit 6									
bit 5	<b>SWTRG6:</b> Software Trigger 6 bit 1 = Start conversion of AN13 (INTREF) and AN12 (EXTREF) (if selected by TRGSRC bits) <sup>(2)</sup> This bit is automatically cleared by hardware when the PEND6 bit is set. 0 = Conversion is not started								

- Note 1: This register is only implemented on the dsPIC33FJ16GS502 and dsPIC33FJ16GS504 devices.
  - 2: The trigger source must be set as global software trigger prior to setting this bit to '1'. If other conversions are in progress, conversion will be performed when the conversion resources are available.

#### REGISTER 19-8: ADCPC3: ANALOG-TO-DIGITAL CONVERT PAIR CONTROL REGISTER 3<sup>(1)</sup> (CONTINUED)

bit 4-0	TRGSRC6<4:0>: Trigger 6 Source Selection bits Selects trigger source for conversion of analog channels AN13 and AN12. 11111 = Timer2 period match
	11011 = Reserved 11010 = PWM Generator 4 current-limit ADC trigger 11001 = PWM Generator 3 current-limit ADC trigger 11000 = PWM Generator 2 current-limit ADC trigger 10111 = PWM Generator 1 current-limit ADC trigger 10110 = Reserved
	•
	• 10010 = Reserved 10001 = PWM Generator 4 secondary trigger selected 10000 = PWM Generator 3 secondary trigger selected 01111 = PWM Generator 2 secondary trigger selected 01110 = PWM Generator 1 secondary trigger selected 01101 = Reserved 01100 = Timer1 period match
	• • 01000 = Reserved 00111 = PWM Generator 4 primary trigger selected 00100 = PWM Generator 3 primary trigger selected 00101 = PWM Generator 2 primary trigger selected 00100 = PWM Generator 1 primary trigger selected 00011 = PWM Special Event Trigger selected 00011 = Global software trigger selected 00001 = Individual software trigger selected 00000 = No conversion enabled

- **Note 1:** This register is only implemented on the dsPIC33FJ16GS502 and dsPIC33FJ16GS504 devices.
  - 2: The trigger source must be set as global software trigger prior to setting this bit to '1'. If other conversions are in progress, conversion will be performed when the conversion resources are available.

NOTES:

## 20.0 HIGH-SPEED ANALOG COMPARATOR

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 families of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 45. "High-Speed Analog Comparator" (DS70296) in the dsPIC33F/PIC24H Family Reference Manual", which is available on the Microchip web site (www.microchip.com).
  - Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33F SMPS Comparator module monitors current and/or voltage transients that may be too fast for the CPU and ADC to capture.

### 20.1 Features Overview

The SMPS comparator module contains the following major features:


- 16 selectable comparator inputs
- Up to four analog comparators
- 10-bit DAC for each analog comparator

- Programmable output polarity
- Interrupt generation capability
- DACOUT pin to provide DAC output
- DAC has three ranges of operation:
   AVDD/2
  - Internal Reference (INTREF)
  - External Reference (EXTREF)
- ADC sample and convert trigger capability
- Disable capability reduces power consumption
- Functional support for PWM module:
  - PWM duty cycle control
  - PWM period control
  - PWM Fault detect

#### 20.2 Module Description

Figure 20-1 shows a functional block diagram of one analog comparator from the SMPS comparator module. The analog comparator provides high-speed operation with a typical delay of 20 ns. The comparator has a typical offset voltage of  $\pm 5$  mV. The negative input of the comparator is always connected to the DAC circuit. The positive input of the comparator is connected to an analog multiplexer that selects the desired source pin.

The analog comparator input pins are typically shared with pins used by the Analog-to-Digital Converter (ADC) module. Both the comparator and the ADC can use the same pins at the same time. This capability enables a user to measure an input voltage with the ADC and detect voltage transients with the comparator.



#### 20.3 Module Applications

This module provides a means for the SMPS dsPIC DSC devices to monitor voltage and currents in a power conversion application. The ability to detect transient conditions and stimulate the dsPIC DSC processor and/or peripherals, without requiring the processor and ADC to constantly monitor voltages or currents, frees the dsPIC DSC to perform other tasks.

The comparator module has a high-speed comparator and an associated 10-bit DAC that provides a programmable reference voltage to the inverting input of the comparator. The polarity of the comparator output is user-programmable. The output of the module can be used in the following modes:

- Generate an Interrupt
- Trigger an ADC Sample and Convert Process
- Truncate the PWM Signal (current limit)
- Truncate the PWM Period (current minimum)
- Disable the PWM Outputs (Fault latch)

The output of the comparator module may be used in multiple modes at the same time, such as: 1) generate an interrupt, 2) have the ADC take a sample and convert it, and 3) truncate the PWM output in response to a voltage being detected beyond its expected value.

The comparator module can also be used to wake-up the system from Sleep or Idle mode when the analog input voltage exceeds the programmed threshold voltage.

### 20.4 DAC

The range of the DAC is controlled through an analog multiplexer that selects either AVDD/2, an internal reference source, INTREF, or an external reference source, EXTREF. The full range of the DAC (AVDD/2) will typically be used when the chosen input source pin is shared with the ADC. The reduced range option (INTREF) will likely be used when monitoring current levels using a current sense resistor. Usually, the measured voltages in such applications are small (<1.25V); therefore the option of using a reduced reference range for the comparator extends the available DAC resolution in these applications. The use of an external reference enables the user to connect to a reference that better suits their application.

DACOUT, shown in Figure 20-1, can only be associated with a single comparator at a given time.

Note: It should be ensured in software that multiple DACOE bits are not set. The output on the DACOUT pin will be indeterminate if multiple comparators enable the DAC output.

#### 20.5 Interaction with I/O Buffers

If the comparator module is enabled and a pin has been selected as the source for the comparator, then the chosen I/O pad must disable the digital input buffer associated with the pad to prevent excessive currents in the digital buffer due to analog input voltages.

#### 20.6 Digital Logic

The CMPCONx register (see Register 20-1) provides the control logic that configures the comparator module. The digital logic provides a glitch filter for the comparator output to mask transient signals in less than two instruction cycles. In Sleep or Idle mode, the glitch filter is bypassed to enable an asynchronous path from the comparator to the interrupt controller. This asynchronous path can be used to wake-up the processor from Sleep or Idle mode.

The comparator can be disabled while in Idle mode if the CMPSIDL bit is set. If a device has multiple comparators, if any CMPSIDL bit is set, then the entire group of comparators will be disabled while in Idle mode. This behavior reduces complexity in the design of the clock control logic for this module.

The digital logic also provides a one Tcy width pulse generator for triggering the ADC and generating interrupt requests.

The CMPDACx (see Register 20-2) register provides the digital input value to the reference DAC.

If the module is disabled, the DAC and comparator are disabled to reduce power consumption.

#### 20.7 Comparator Input Range

The comparator has a limitation for the input Common Mode Range (CMR) of (AVDD - 1.5V), typical. This means that both inputs should not exceed this range. As long as one of the inputs is within the Common Mode Range, the comparator output will be correct. However, any input exceeding the CMR limitation will cause the comparator input to be saturated.

If both inputs exceed the CMR, the comparator output will be indeterminate.

#### 20.8 DAC Output Range

The DAC has a limitation for the maximum reference voltage input of  $(AV_{DD} - 1.6)$  volts. An external reference voltage input should not exceed this value or the reference DAC output will become indeterminate.

#### 20.9 Comparator Registers

The comparator module is controlled by the following registers:

- CMPCONx: Comparator Control Register
- CMPDACx: Comparator DAC Control Register

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0				
CMPON		CMPSIDL	—				DACOE				
bit 15							bit				
R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0	R/W-0				
INSE	L<1:0>	EXTREF	_	CMPSTAT	_	CMPPOL	RANGE				
bit 7							bit				
Legend:											
R = Readable	e bit	W = Writable b	oit	U = Unimpler	mented bit, rea	ad as '0'					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown				
bit 15	CMPON: Co	mparator Operat	ting Mode b	it							
	•	ator module is e									
	•	ator module is d		uces power con	sumption)						
bit 14	-	nted: Read as '0									
bit 13		Stop in Idle Mode									
		1 = Discontinue module operation when device enters Idle mode.									
	<ul> <li>0 = Continue module operation in Idle mode</li> <li>If a device has multiple comparators, any CMPSIDL bit set to '1' disables ALL comparators while in</li> </ul>										
	Idle mode.		Janatoro, an								
bit 12-9	Reserved: F	Read as '0'									
bit 8 DACOE: DAC Output Enable											
		alog voltage is ou alog voltage is no	•	•	n						
bit 7-6	<ul> <li>DAC analog voltage is not connected to DACOUT pin</li> <li>INSEL&lt;1:0&gt;: Input Source Select for Comparator bits</li> </ul>										
		00 = Select CMPxA input pin									
	01 = Select CMPxB input pin										
	10 = Select CMPxC input pin 11 = Select CMPxD input pin										
bit 5		<b>EXTREF:</b> Enable External Reference bit 1 = External source provides reference to DAC (maximum DAC voltage determined by external									
		•	s reference	to DAC (maxi	mum DAC vo	bitage determine	ed by externa				
		voltage source) 0 = Internal reference sources provide reference to DAC (maximum DAC voltage determined by									
		bit setting)	·		,	C C					
bit 4	Reserved: F	Read as '0'									
bit 3	CMPSTAT: (	Current State of C	Comparator	Output Including	g CMPPOL Se	election bit					
bit 2	Reserved: F	Read as '0'									
bit 1	CMPPOL: C	CMPPOL: Comparator Output Polarity Control bit									
	1 = Output is										
	-	s non-inverted									
bit 0		lects DAC Outpu	•	•							
		nge: Max DAC V nge: Max DAC Va			V AVdd						
		associated only parators do not e									
una • • •	-	Madula Crasifia			-						

#### REGISTER 20-1: CMPCONx: COMPARATOR CONTROL REGISTER

2: Refer to the DAC Module Specifications (Table 24-43) in Section 24.0 "Electrical Characteristics" for the INTREF value.

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_	—	—	—	_	—	CMRE	F<9:8>
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			CMRE	F<7:0>			
bit 7							bit 0
Legend:							
R = Readabl	le bit	W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-10	Reserved: Re	ead as '0'					
bit 9-0	CMREF<9:0>	Comparator I	Reference Vo	Itage Select bit	S		
	1111111111	= (CMREF * II	NTREF/1024)	or (CMREF *	(AVDD/2)/1024)	volts dependir	ng on RANGE
				/1024) if EXTR			•
	•						
	•						
	•						
	0000000000	= 0.0 volts					

#### REGISTER 20-2: CMPDACx: COMPARATOR DAC CONTROL REGISTER

### 21.0 SPECIAL FEATURES

- Note 1: This data sheet summarizes the features of the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the "dsPIC33F/PIC24H Family Reference Manual". Please see the Microchip web site (www.microchip.com) for the latest "dsPIC33F/PIC24H Family Reference Manual" sections.
  - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- Flexible Configuration
- Watchdog Timer (WDT)
- Code Protection and CodeGuard<sup>™</sup> Security
- JTAG Boundary Scan Interface
- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>)
- In-Circuit Emulation
- Brown-out Reset (BOR)

#### 21.1 Configuration Bits

The dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 devices provide non-volatile memory implementations for device Configuration bits. Refer to **Section 25. "Device Configuration"** (DS70194) in the "*dsPIC33F/PIC24H Family Reference Manual*" for more information on this implementation.

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location 0xF80000.

The individual Configuration bit descriptions for the Configuration registers are shown in Table 21-2.

Note that address, 0xF80000, is beyond the user program memory space. It belongs to the configuration memory space (0x800000-0xFFFFFF), which can only be accessed using table reads and table writes.

The device Configuration register map is shown in Table 21-1.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
0xF80000	FBS	—	—	—	_	BSS<2:0>			BWRP	
0xF80002	Reserved	—	_	—	_	—	_		_	
0xF80004	FGS	—	—	—	_	—	GSS<1:0>		GWRP	
0xF80006	FOSCSEL	IESO	—	—			FNOSC<2:0>			
0xF80008	FOSC	FCKSM	1<1:0>	IOL1WAY	_	—	OSCIOFNC POSCMD<1:0			
0xF8000A	FWDT	FWDTEN	WINDIS	—	WDTPRE	WDTPOST<3:0>				
0xF8000C	FPOR	—	_	—	—	Reserved <sup>(2)</sup>	۶P	WRT<2:0>	>	
0xF8000E	FICD	Reserv	ved <sup>(1)</sup>	JTAGEN	_	—	_	ICS<	<1:0>	
0xF80010	FUID0				User Un	it ID Byte 0				
0xF80012	FUID1		User Unit ID Byte 1							

#### TABLE 21-1: DEVICE CONFIGURATION REGISTER MAP

**Legend:** — = unimplemented bit, read as '0'.

Note 1: These bits are reserved for use by development tools and must be programmed to '1'.

2: This bit reads the current programmed value.

TABLE 21-2:			
Bit Field	Register	RTSP Effect	Description
BWRP	FBS	Immediate	Boot Segment Program Flash Write Protection bit 1 = Boot segment can be written 0 = Boot segment is write-protected
BSS<2:0>	FBS	Immediate	Boot Segment Program Flash Code Protection Size bits x11 = No boot program Flash segment
			Boot space is 256 instruction words (except interrupt vectors) 110 = Standard security; boot program Flash segment ends at 0x0003FE 010 = High security; boot program Flash segment ends at 0x0003FE
			Boot space is 768 instruction words (except interrupt vectors) 101 = Standard security; boot program Flash segment ends at 0x0007FE 001 = High security; boot program Flash segment ends at
			0x0007FE Boot space is 1792 instruction words (except interrupt vectors) 100 = Standard security; boot program Flash segment ends at 0x000FFE
			000 = High security; boot program Flash segment ends at 0x000FFE
GSS<1:0>	FGS	Immediate	General Segment Code-Protect bits 11 = User program memory is not code-protected 10 = Standard security 0x = High security
GWRP	FGS	Immediate	General Segment Write-Protect bit 1 = User program memory is not write-protected 0 = User program memory is write-protected
IESO	FOSCSEL	Immediate	<ul> <li>Two-speed Oscillator Start-up Enable bit</li> <li>1 = Start-up device with FRC, then automatically switch to the user-selected oscillator source when ready</li> <li>0 = Start-up device with user-selected oscillator source</li> </ul>
FNOSC<2:0>	FOSCSEL	If clock switch is enabled, RTSP effect is on any device Reset; otherwise, Immediate	Initial Oscillator Source Selection bits 111 = Internal Fast RC (FRC) oscillator with postscaler 110 = Internal Fast RC (FRC) oscillator with divide-by-16 101 = LPRC oscillator 100 = Reserved 011 = Primary (XT, HS, EC) oscillator with PLL 010 = Primary (XT, HS, EC) oscillator 001 = Internal Fast RC (FRC) oscillator with PLL 000 = FRC oscillator
FCKSM<1:0>	FOSC	Immediate	Clock Switching Mode bits 1x = Clock switching is disabled, Fail-Safe Clock Monitor is dis- abled 01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled 00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled
IOL1WAY	FOSC	Immediate	Peripheral Pin Select Configuration bit 1 = Allow only one reconfiguration 0 = Allow multiple reconfigurations
OSCIOFNC	FOSC	Immediate	OSC2 Pin Function bit (except in XT and HS modes) 1 = OSC2 is clock output 0 = OSC2 is general purpose digital I/O pin

## TABLE 21-2: dsPIC33F CONFIGURATION BITS DESCRIPTION

Bit Field	Register	RTSP Effect	Description
POSCMD<1:0>	FOSC	Immediate	Primary Oscillator Mode Select bits 11 = Primary oscillator disabled 10 = HS Crystal Oscillator mode 01 = XT Crystal Oscillator mode 00 = EC (External Clock) mode
FWDTEN	FWDT	Immediate	<ul> <li>Watchdog Timer Enable bit</li> <li>1 = Watchdog Timer always enabled (LPRC oscillator cannot be disabled; clearing the SWDTEN bit in the RCON register will have no effect)</li> <li>0 = Watchdog Timer enabled/disabled by user software (LPRC can be disabled by clearing the SWDTEN bit in the RCON register)</li> </ul>
WINDIS	FWDT	Immediate	Watchdog Timer Window Enable bit 1 = Watchdog Timer in Non-Window mode 0 = Watchdog Timer in Window mode
WDTPRE	FWDT	Immediate	Watchdog Timer Prescaler bit 1 = 1:128 0 = 1:32
WDTPOST<3:0>	FWDT	Immediate	Watchdog Timer Postscaler bits 1111 = 1:32,768 1110 = 1:16,384 • • • • • • • • • • • • •
FPWRT<2:0>	FPOR	Immediate	Power-on Reset Timer Value Select bits 111 = PWRT = 128 ms 110 = PWRT = 64 ms 101 = PWRT = 32 ms 100 = PWRT = 16 ms 011 = PWRT = 8 ms 010 = PWRT = 4 ms 001 = PWRT = 2 ms 000 = PWRT = Disabled
JTAGEN	FICD	Immediate	JTAG Enable bit 1 = JTAG is enabled 0 = JTAG is disabled
ICS<1:0>	FICD	Immediate	ICD Communication Channel Select Enable bits 11 = Communicate on PGEC1 and PGED1 10 = Communicate on PGEC2 and PGED2 01 = Communicate on PGEC3 and PGED3 00 = Reserved, do not use.

#### TABLE 21-2: dsPIC33F CONFIGURATION BITS DESCRIPTION (CONTINUED)

### 21.2 On-Chip Voltage Regulator


The dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 devices power their core digital logic at a nominal 2.5V. This can create a conflict for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices in the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 families incorporate an on-chip regulator that allows the device to run its core logic from VDD.

The regulator provides power to the core from the other VDD pins. When the regulator is enabled, a low-ESR (less than 5 ohms) capacitor (such as tantalum or ceramic) must be connected to the VCAP pin (Figure 21-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in Table 24-13 located in Section 24.1 "DC Characteristics".

Note:	It is important for the low-ESR capacitor to
	be placed as close as possible to the VCAP
	pin.

On a POR, it takes approximately 20  $\mu$ s for the on-chip voltage regulator to generate an output voltage. During this time, designated as TSTARTUP, code execution is disabled. TSTARTUP is applied every time the device resumes operation after any power-down.

#### FIGURE 21-1: CONNECTIONS FOR THE ON-CHIP VOLTAGE REGULATOR<sup>(1,2,3)</sup>



#### 21.3 BOR: Brown-Out Reset

The Brown-out Reset (BOR) module is based on an internal voltage reference circuit. The main purpose of the BOR module is to generate a device Reset when a brown-out condition occurs. Brown-out conditions are generally caused by glitches on the AC mains (for example, missing portions of the AC cycle waveform due to bad power transmission lines, or voltage sags due to excessive current draw when a large inductive load is turned on).

A BOR generates a Reset pulse, which resets the device. The BOR selects the clock source, based on the device Configuration bit values (FNOSC<2:0> and POSCMD<1:0>).

If an oscillator mode is selected, the BOR activates the Oscillator Start-up Timer (OST). The system clock is held until OST expires. If the PLL is used, the clock is held until the LOCK bit (OSCCON<5>) is '1'.

Concurrently, the PWRT time-out (TPWRT) is applied before the internal Reset is released. If TPWRT = 0 and a crystal oscillator is being used, then a nominal delay of TFSCM = 100 is applied. The total delay in this case is TFSCM.

The BOR Status bit (RCON<1>) is set to indicate that a BOR has occurred. The BOR circuit continues to operate while in Sleep or Idle modes and resets the device should VDD fall below the BOR threshold voltage.

#### 21.4 Watchdog Timer (WDT)

For dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

#### 21.4.1 PRESCALER/POSTSCALER

The nominal WDT clock source from LPRC is 32 kHz. This feeds a prescaler than can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the WDTPRE Configuration bit. With a 32 kHz input, the prescaler yields a nominal WDT time-out period (TWDT) of 1 ms in 5-bit mode, or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPOST<3:0> Configuration bits (FWDT<3:0>) which allow the selection of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods ranging from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- · On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSC<2:0> bits) or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

Note: The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.

#### FIGURE 21-2: WDT BLOCK DIAGRAM

#### 21.4.2 SLEEP AND IDLE MODES

If the WDT is enabled, it will continue to run during Sleep or Idle modes. When the WDT time-out occurs, the device will wake the device and code execution will continue from where the PWRSAV instruction was executed. The corresponding SLEEP bit (RCON<3>) or IDLE bit (RCON<2>) will need to be cleared in software after the device wakes up.


#### 21.4.3 ENABLING WDT

The WDT is enabled or disabled by the FWDTEN Configuration bit in the FWDT Configuration register. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user application to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.

Note: If the WINDIS bit (FWDT<6>) is cleared, the CLRWDT instruction should be executed by the application software only during the last 1/4 of the WDT period. This CLRWDT window can be determined by using a timer. If a CLRWDT instruction is executed before this window, a WDT Reset occurs.

The WDT flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.



#### 21.5 JTAG Interface

The dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 devices implement a JTAG interface, which supports boundary scan device testing, as well as in-circuit programming. Detailed information on this interface will be provided in future revisions of the document.

#### 21.6 In-Circuit Serial Programming

The dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 family of digital signal controllers can be serially programmed while in the end application circuit. This is done with two lines for clock and data and three other lines for power, ground and the programming sequence. Serial programming allows customers to manufacture boards with unprogrammed devices and then program the digital signal controller just before shipping the product. Serial programming also allows the most recent firmware or a custom firmware to be programmed. Refer to the "dsPIC33F/PIC24H Flash Programming Specification" (DS70152) for details about In-Circuit Serial Programming (ICSP).

Any of the three pairs of programming clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

#### 21.7 In-Circuit Debugger

The dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 devices provide simple debugging functionality through the PGECx (Emulation/Debug Clock) and PGEDx (Emulation/Debug Data) pin functions.

Any of the three pairs of debugging clock/data pins can be used:

- PGEC1 and PGED1
- PGEC2 and PGED2
- PGEC3 and PGED3

To use the in-circuit debugger function of the device, the design must implement ICSP connections to MCLR, VDD, Vss, and the PGECx/PGEDx pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

# 21.8 Code Protection and CodeGuard<sup>™</sup> Security

The dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 devices offer the intermediate implementation of CodeGuard<sup>™</sup> Security. CodeGuard Security enables multiple parties to securely share resources (memory, interrupts and peripherals) on a single chip. This feature helps protect individual Intellectual Property (IP) in collaborative system designs.

When coupled with software encryption libraries, Code-Guard<sup>™</sup> Security can be used to securely update Flash even when multiple IPs reside on a single chip.

TABLE 21-3:	CODE FLASH SECURITY
	SEGMENT SIZES FOR
	6-Kbyte DEVICES

Configuration Bits		
	VS = 256 IW	000000h 0001FEh
BSS<2:0> = x11 0K	GS = 1792 IW	000200h 0003FEh 000400h 0007FEh 000800h 000FFEh 000FFEh
		002BFEh
	VS = 256 IW	000000h 0001FEh
BSS<2:0> = x10	BS = 256 IW	000200h 0003FEh 000400h
256	GS = 1536 IW	0007FEh 000800h 000FFEh 001000h
		002BFEh
	VS = 256 IW	000000h 0001FEh
		0002006
BSS<2:0> = x01	BS = 768 IW	000200h 0003FEh 000400h 0007EEh
BSS<2:0> = x01 768	BS = 768 IW GS = 1024 IW	0003FEh
		0003FEh 000400h 0007FEh 000800h 000FFEh
		0003FEh 000400h 0007FEh 0006FEh 001000h 002BFEh 0000000h 0001FEh
	GS = 1024 IW	0003FEh 000400h 0007FEh 000800h 000FFEh 001000h 002BFEh

The code protection features are controlled by the Configuration registers: FBS and FGS.

Secure segment and RAM protection is not implemented in dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 devices.

Note:	Refer to Section 23. "CodeGuard	тм
	Security" (DS70199) for further inform	na-
	tion on CodeGuard Security usage, co	n-
	figuration and operation.	

#### TABLE 21-4: CODE FLASH SECURITY SEGMENT SIZES FOR 16-Kbyte DEVICES

Configuration Bits		
	VS = 256 IW	000000h 0001FEh
BSS<2:0> = x11 0K	GS = 5376 IW	000200h 0003FEh 000400h 0007FEh 000800h 000FFEh 0000FFEh 001000h
		002BFEh
	VS = 256 IW	000000h 0001FEh
BSS (2)(0)1.0	BS = 256 IW	000200h 0003FEh
BSS<2:0> = x10 256		000400h 0007FEh 000800h 000FFEh 001000h
	GS = 5120 IW	002BFEh
	VS = 256 IW	000000h 0001FEh
BSS<2:0> = x01	BS = 768 IW	000200h 0003FEh 000400h 0007FEh
768	GS = 4608 IW	000800h 000FFEh 001000h
		002BFEh
	VS = 256 IW	000000h 0001FEh
BSS<2:0> = x00	BS = 1792 IW	000200h 0003FEh 000400h 0007FEh 000800h 0008FEh
	GS = 3584 IW	001000h 002BFEh

NOTES:

### 22.0 INSTRUCTION SET SUMMARY

Note: This data sheet summarizes the features of the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the latest sections in the "dsPIC33F/PIC24H Family Reference Manual", which are available on the Microchip web site (www.microchip.com).

The dsPIC33F instruction set is identical to that of the dsPIC30F.

Most instructions are a single program memory word (24 bits). Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word, divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction.

The instruction set is highly orthogonal and is grouped into five basic categories:

- · Word or byte-oriented operations
- · Bit-oriented operations
- Literal operations
- DSP operations
- · Control operations

Table 22-1 shows the general symbols used in describing the instructions.

The dsPIC33F instruction set summary in Table 22-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand, which is typically a register 'Wb' without any address modifier
- The second source operand, which is typically a register 'Ws' with or without an address modifier
- The destination of the result, which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- The file register specified by the value, 'f'
- The destination, which could be either the file register, 'f', or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement can use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand, which is a register 'Wb' without any address modifier
- The second source operand, which is a literal value
- The destination of the result (only if not the same as the first source operand), which is typically a register 'Wd' with or without an address modifier

The MAC class of DSP instructions can use some of the following operands:

- The accumulator (A or B) to be used (required operand)
- The W registers to be used as the two operands
- The X and Y address space prefetch operations
- · The X and Y address space prefetch destinations
- · The accumulator write-back destination

The other DSP instructions do not involve any multiplication and can include:

- The accumulator to be used (required)
- The source or destination operand (designated as Wso or Wdo, respectively) with or without an address modifier
- The amount of shift specified by a W register, 'Wn', or a literal value

The control instructions can use some of the following operands:

- A program memory address
- The mode of the table read and table write instructions

Most instructions are a single word. Certain double-word instructions are designed to provide all the required information in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

The double-word instructions execute in two instruction cycles.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true, or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles. Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles.

Note:	For more details on the instruction set,
	refer to the "16-bit MCU and DSC
	Programmer's Reference Manual"
	(DS70157).

TABLE 22-1:	SYMBOLS USED IN OPCODE DESCRIPTIONS

Field	Description
#text	Means literal defined by "text"
(text)	Means "content of text"
[text]	Means "the location addressed by text"
{ }	Optional field or operation
<n:m></n:m>	Register bit field
.b	Byte mode selection
.d	Double-Word mode selection
.S	Shadow register select
.w	Word mode selection (default)
Acc	One of two accumulators {A, B}
AWB	Accumulator Write-Back Destination Address register ∈ {W13, [W13]+ = 2}
bit4	4-bit bit selection field (used in word-addressed instructions) $\in \{015\}$
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero
Expr	Absolute address, label or expression (resolved by the linker)
f	File register address ∈ {0x00000x1FFF}
lit1	1-bit unsigned literal $\in \{0,1\}$
lit4	4-bit unsigned literal ∈ {015}
lit5	5-bit unsigned literal ∈ {031}
lit8	8-bit unsigned literal ∈ {0255}
lit10	10-bit unsigned literal ∈ {0255} for Byte mode, {0:1023} for Word mode
lit14	14-bit unsigned literal ∈ {016384}
lit16	16-bit unsigned literal ∈ {065535}
lit23	23-bit unsigned literal ∈ {08388608}; LSb must be '0'
None	Field does not require an entry, can be blank
OA, OB, SA, SB	DSP Status bits: ACCA Overflow, ACCB Overflow, ACCA Saturate, ACCB Saturate
PC	Program Counter
Slit10	10-bit signed literal ∈ {-512511}
Slit16	16-bit signed literal ∈ {-3276832767}
Slit6	6-bit signed literal ∈ {-1616}
Wb	Base W register ∈ {W0W15}
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }
Wdo	Destination W register $\in$ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }
Wm,Wn	Dividend, Divisor Working register pair (Direct Addressing)

#### TABLE 22-1: SYMBOLS USED IN OPCODE DESCRIPTIONS (CONTINUED)

Field	Description
Wm*Wm	Multiplicand and Multiplier Working register pair for Square instructions ∈ {W4 * W4,W5 * W5,W6 * W6,W7 * W7}
Wm*Wn	Multiplicand and Multiplier Working register pair for DSP instructions $\in$ {W4 * W5,W4 * W6,W4 * W7,W5 * W6,W5 * W7,W6 * W7}
Wn	One of 16 Working registers $\in$ {W0W15}
Wnd	One of 16 Destination Working registers $\in$ {W0W15}
Wns	One of 16 Source Working registers ∈ {W0W15}
WREG	W0 (Working register used in file register instructions)
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }
Wx	X Data Space Prefetch Address register for DSP instructions ∈ {[W8] + = 6, [W8] + = 4, [W8] + = 2, [W8], [W8] - = 6, [W8] - = 4, [W8] - = 2, [W9] + = 6, [W9] + = 4, [W9] + = 2, [W9], [W9] - = 6, [W9] - = 4, [W9] - = 2, [W9 + W12], none}
Wxd	X Data Space Prefetch Destination register for DSP instructions ∈ {W4W7}
Wy	Y Data Space Prefetch Address register for DSP instructions ∈ {[W10] + = 6, [W10] + = 4, [W10] + = 2, [W10], [W10] - = 6, [W10] - = 4, [W10] - = 2, [W11] + = 6, [W11] + = 4, [W11] + = 2, [W11], [W11] - = 6, [W11] - = 4, [W11] - = 2, [W11 + W12], none}
Wyd	Y Data Space Prefetch Destination register for DSP instructions ∈ {W4W7}

<b>TABLE 22-2</b> :	INSTRUCTION SET OVERVIEW

Base Instr #	Instr Assembly				# of Words	# of Cycles	Status Flags Affected
1	ADD	ADD	Acc	Add Accumulators	1	1	OA,OB,SA,SB
		ADD	f	f = f + WREG	1	1	C,DC,N,OV,Z
		ADD	f,WREG	WREG = f + WREG	1	1	C,DC,N,OV,Z
		ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C,DC,N,OV,Z
		ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C,DC,N,OV,Z
		ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C,DC,N,OV,Z
		ADD	Wso,#Slit4,Acc	16-bit Signed Add to Accumulator	1	1	OA,OB,SA,SB
2	ADDC	ADDC	f	f = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	f,WREG	WREG = f + WREG + (C)	1	1	C,DC,N,OV,Z
		ADDC	#lit10,Wn	Wd = Iit10 + Wd + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C,DC,N,OV,Z
		ADDC	Wb,#lit5,Wd	Wd = Wb + lit5 + (C)	1	1	C,DC,N,OV,Z
3	AND	AND	f	f = f .AND. WREG	1	1	N,Z
		AND	f,WREG	WREG = f .AND. WREG	1	1	N,Z
		AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N,Z
		AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N,Z
		AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N,Z
4	ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C,N,OV,Z
		ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C,N,OV,Z
		ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N,Z
		ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N,Z
5	BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
		BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
6	BRA	BRA	C,Expr	Branch if Carry	1	1 (2)	None
		BRA	GE, Expr	Branch if Greater Than or Equal	1	1 (2)	None
		BRA	GEU, Expr	Branch if Unsigned Greater Than or Equal	1	1 (2)	None
		BRA	GT,Expr	Branch if Greater Than	1	1 (2)	None
		BRA	GTU, Expr	Branch if Unsigned Greater Than	1	1 (2)	None
		BRA	LE,Expr	Branch if Less Than or Equal	1	1 (2)	None
		BRA	LEU,Expr	Branch if Unsigned Less Than or Equal	1	1 (2)	None
		BRA	LT, Expr	Branch if Less Than	1	1 (2)	None
		BRA	LTU, Expr	Branch if Unsigned Less Than	1	1 (2)	None
		BRA	N,Expr	Branch if Negative	1	1 (2)	None
		BRA	NC,Expr	Branch if Not Carry	1	1 (2)	None
		BRA	NN, Expr	Branch if Not Negative	1	1 (2)	None
		BRA	NOV, Expr	Branch if Not Overflow	1	1 (2)	None
		BRA	NZ,Expr	Branch if Not Zero	1	1 (2)	None
		BRA	OA, Expr	Branch if Accumulator A Overflow	1	1 (2)	None
		BRA	OB,Expr	Branch if Accumulator B Overflow	1	1 (2)	None
		BRA	OV,Expr	Branch if Overflow	1	1 (2)	None
		BRA	SA, Expr	Branch if Accumulator A Saturated	1	1 (2)	None
		BRA	SB, Expr	Branch if Accumulator B Saturated	1	1 (2)	None
		BRA	Expr	Branch Unconditionally	1	2	None
		BRA	Z, Expr	Branch if Zero	1	1 (2)	None
		BRA	Wn	Computed Branch	1	2	None
7	BSET	BSET	f,#bit4	Bit Set f	1	1	None
	1011	BSET	Ws,#bit4	Bit Set Ws	1	1	None
8	BSW			Write C bit to Ws <wb></wb>	1	1	None
0	waa	BSW.C	Ws,Wb	Write Z bit to Ws <wb></wb>	1	1	None
9	PTC	BSW.Z	Ws,Wb		1	1	None
J	BTG	BTG	f,#bit4	Bit Toggle f	1 1	· ·	NOLIE

Base Instr #	Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected	
10	BTSC	BTSC	f,#bit4	Bit Test f, Skip if Clear	1	1 (2 or 3)	None	
		BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	1 (2 or 3)	None	
11	BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	1 (2 or 3)	None	
		BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None	
12	BTST	BTST	f,#bit4	Bit Test f	1	1	Z	
		BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С	
		BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z	
		BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С	
		BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z	
13	BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z	
		BTSTS.C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С	
		BTSTS.Z		Bit Test Ws to Z, then Set	1	1	Z	
14	CALL	CALL	lit23	Call Subroutine	2	2	None	
		CALL	Wn	Call Indirect Subroutine	1	2	None	
15	CLR	CLR	f	f = 0x0000	1	1	None	
		CLR	WREG	WREG = 0x0000	1	1	None	
		CLR	Ws	Ws = 0x0000	1	1	None	
		CLR	Acc, Wx, Wxd, Wy, Wyd, AWB	Clear Accumulator	1	1	OA,OB,SA,SB	
16	CLRWDT	CLRWDT	Acc, MA, MAU, My, MyU, AND	Clear Watchdog Timer	1	1	WDTO,Sleep	
17			£	$f = \overline{f}$	1	1	•	
17	COM	COM	f	_			N,Z	
		COM	f,WREG	WREG = f	1	1	N,Z	
		COM	Ws,Wd	$Wd = \overline{Ws}$	1	1	N,Z	
18	CP	CP	f	Compare f with WREG	1	1	C,DC,N,OV,Z	
		CP	Wb,#lit5	Compare Wb with lit5	1	1	C,DC,N,OV,Z	
		CP	Wb,Ws	Compare Wb with Ws (Wb – Ws)	1	1	C,DC,N,OV,Z	
19	CP0	CPO	f	Compare f with 0x0000	1	1	C,DC,N,OV,Z	
		CP0	Ws	Compare Ws with 0x0000	1	1	C,DC,N,OV,Z	
20	CPB	CPB	f	Compare f with WREG, with Borrow	1	1	C,DC,N,OV,Z	
		CPB	Wb,#lit5	Compare Wb with lit5, with Borrow	1	1	C,DC,N,OV,Z	
		CPB	Wb,Ws	Compare Wb with Ws, with Borrow (Wb – Ws – $\overline{C}$ )	1	1	C,DC,N,OV,Z	
21	CPSEQ	CPSEQ	Wb, Wn	Compare Wb with Wn, Skip if =	1	1 (2 or 3)	None	
22	CPSGT	CPSGT	Wb, Wn	Compare Wb with Wn, Skip if > 1 1		1 (2 or 3)	None	
23	CPSLT	CPSLT	Wb, Wn	Compare Wb with Wn, Skip if <	1	1 (2 or 3)	None	
24	CPSNE	CPSNE	Wb, Wn         Compare Wb with Wn, Skip if ≠         1         1		· · ·	None		
25	DAW	DAW	Wn	Wn = Decimal Adjust Wn		1	С	
26	DEC	DEC	f	f = f - 1	1	1	C,DC,N,OV,Z	
		DEC	f,WREG	WREG = f - 1	1	1	C,DC,N,OV,Z	
		DEC	Ws,Wd	Wd = Ws - 1	1	1	C,DC,N,OV,Z	
27	DEC2	DEC2	f	f = f - 2	1	1	C,DC,N,OV,Z	
		DEC2	f,WREG	WREG = f - 2	1	1	C,DC,N,OV,Z	
		DEC2	Ws,Wd	Wd = Ws - 2	1	1	C,DC,N,OV,Z	
28	DISI	DISI	#lit14	Disable Interrupts for k Instruction Cycles	1	1	None	

#### TABLE 22-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Instr memonicMesemoly syntaxDescriptionWordsCy29DIVDIV.SWm, WnSigned 16/16-bit Integer Divide11DIV.SWm, WnUnsigned 16/16-bit Integer Divide11DIV.UDIV.UWm, WnUnsigned 16/16-bit Integer Divide1130DIVFDIV.UWm, WnUnsigned 16/16-bit Integer Divide1131DODIVFWm, WnSigned 16/16-bit Fractional Divide1132EDDO#11t14, ExprDo code to PC + Expr, lit14 + 1 times2133EDACEDWm*Wm, Acc, Wz, Wy, WxdEuclidean Distance (no accumulate)1134EXCHEXCHWns, WndEuclidean Distance1135PBCLFPELWs, MndFind Bit Change from Left (MSb) Side1136FPILFPILWs, MndFind First One from Right (LSb) Side1137PFRFPIRWs, MndFind First One from Right (LSb) Side1138GOTOGOTOExprGo to Address2139INCf, WREGWREG = f + 1111100f, WREGWREG = f I-CR, WREG11140INC2f, WREGWREG = f I-CR, WREG11110INC2f, WREGWREG = f I-CR, WREG11111INC2f, WREGWREG = f I-CR, WREG11 <t< th=""><th># of ycles         Status Flags Affected           18         N,Z,C,OV</th></t<>	# of ycles         Status Flags Affected           18         N,Z,C,OV
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	18 N,Z.C.OV
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	, _, _ ,
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	18 N,Z,C,OV
30DIVFDIVFWm, WnSigned 16/16-bit Fractional Divide131DO $\#litl4, ExprDo code to PC + Expr, lit14 + 1 times232EDEDWm, ExprDo code to PC + Expr, (Wn) + 1 times233EDACEDWm*Wm, Acc, Wx, Wy, WxdEuclidean Distance (no accumulate)134EXCHEXCHWm*Wm, Acc, Wx, Wy, WxdEuclidean Distance (no accumulate)134EXCHEXCHWms, WndSwap Wns with Wnd135FBCLFBCLWs, WndFind Bit Change from Left (MSb) Side136FF1LFF1LWs, WndFind First One from Left (MSb) Side137FF1RFF1RWs, WndFind First One from Right (LSb) Side138GOTOGOTOExprGo to Address239INCINCff=f+1110Cf, WREGWREG = f+11111CMs, WdWd = Ws + 11140INC2fff=f+2111C2Ws, WdWd = Ws + 21141IORfmk WdWEG = f.IOR. WREG142LACLACWs, #Slit4, AccLoad Accumulator143LNKLNK#lit14Link Frame Pointer144LSRfff=logical Right Shift f144LSRKw, WdWREGWREG = Logical Right Shift f144LSR$	18 N,Z,C,OV
31         DO $\mu$	18 N,Z,C,OV
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	18 N,Z,C,OV
32EDEDWm*Wm, Acc, Wx, Wy, WxdEuclidean Distance (no accumulate)133EDACEDACWm*Wm, Acc, Wx, Wy, WxdEuclidean Distance134EXCHEXCHWms, WndSwap Wns with Wnd135FBCLFBCLWs, WndFind Bit Change from Left (MSb) Side136FF1LFF1LWs, WndFind First One from Left (MSb) Side137FF1RFF1RWs, WndFind First One from Right (LSb) Side138GOTOGOTOExprGo to Address2GOTOWnGo to Indirect1139INCIINCff=f+11NCf, WREGWREG = f+1111NCf, WREGWREGf=f+211NC2f, WREGWREGINC11NC2f, WREGWREG = f+211NC2f, WREGWREG = f+111NC2f, WREGWREG = f+111NC2f, WREGWREG = f+211NC3Ws, WdWd = Ws + 11107f, WREGWREG = fOR. WREG1108f, WREGWREG = f+11109INCfI101INCf, WREGI102Ws, WdWA & Wd = Ws + 11103INCf, WREGI104INCfI107f, WREGII108Wb, Ws, WdWd = Holo. INC	2 None
33EDACEDACWm*Wm, Acc, Wx, Wy, WxdEuclidean Distance134EXCHEXCHWm, Wm, Acc, Wx, Wy, WxdEuclidean Distance135FBCLFBCLWs, WndSwap Wns with Wnd136FF1LFF1LWs, WndFind Bit Change from Left (MSb) Side137FF1RFF1RWs, WndFind First One from Left (MSb) Side138GOTOGOTOExprGo to Address239INCINCff=f+1110INCf, WREGWREG = f+1111INCf, WREGWREG = f+1111INCf, WREGWREG = f+2111INC2ff=f+2111INC2ff=f-IOR. WREG141IORf, WREGWREG = f.IOR. WREG110Rf, WREGWREGf.IOR. WREG110Rf, WREGWREG = f.IOR. WREG1111IORf, WREGWREG = f.IOR. WREG112IORf, WREGWREG1113IORf, WREGWREGIOR. WIG1141IORf, WREGWREGIOR. WREG1141IORf, WREGWREGIOR. WREG1141IORf, WREGWREGIOR. WREG1141IORf, WREGWREGIOR. WREG1142IACWa, WdWdWd = Wb.IOR.	2 None
34         EXCH         EXCH         Wns, Wnd         Swap Wns with Wnd         1           35         FBCL         FSCL         Ws, Wnd         Find Bit Change from Left (MSb) Side         1         1           36         FF1L         FF1L         Ws, Wnd         Find First One from Left (MSb) Side         1         1           37         FF1R         FF1L         Ws, Wnd         Find First One from Right (LSb) Side         1         1           38         GOTO         GOTO         Expr         Go to Address         2         1           39         INC         f         f         f         f         1         1           40         INC2         f         f         f         f         1         1           40         INC2         f         f         f         f         1         1           40         INC2         f         f         f         f         1         1           10C         f         mEG         WREG = f + 2         1         1         1           10C         f         mREG         WREG = f .IOR. WREG         1         1           10C         f         mREG         WR	1 OA,OB,OAB SA,SB,SAB
35         FBCL         FBCL         Ws, Wnd         Find Bit Change from Left (MSb) Side         1           36         FF1L         FF1L         Ws, Wnd         Find First One from Left (MSb) Side         1           37         FF1R         FF1R         Ws, Wnd         Find First One from Right (LSb) Side         1           38         GOTO         GOTO         Expr         Go to Address         2         1           39         INC         f         f=f+1         1         1         1           39         INC         f         MREG         WREG = f+1         1         1           40         INC2         f         f=f+2         1         1         1           40         INC2         f         meEG         WREG = f+2         1         1           41         INC2         f         meEG         WREG = f.IOR. WREG         1         1           41         IOR         f         meEG         WREG = f.IOR. WREG         1         1           42         IOR         f         meEG         WREG = f.IOR. WREG         1         1           43         IOR         f         ws, Wd         Wd = Wb.IOR. Wb         1	1 OA,OB,OAB SA,SB,SAB
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	1 None
$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	1 C
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	1 C
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	1 C
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	2 None
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	2 None
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	1 C,DC,N,OV,2
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	1 C,DC,N,OV,2
$ \frac{1 \text{ NC2}  f, \text{WREG}  \text{WREG} = f + 2  1 \\ 1 \text{ NC2}  \text{Ws, Wd}  \text{Wd} = \text{Ws} + 2  1 \\ 1 \text{ NC2}  \text{Ws, Wd}  \text{Wd} = \text{Ws} + 2  1 \\ 1 \text{ NC2}  \text{Ws, Wd}  \text{Wd} = \text{Ws} + 2  1 \\ 1 \text{ OR}  f  f  f = f. \text{ IOR. WREG}  1 \\ 1 \text{ OR}  f  \text{WREG}  \text{WREG} = f. \text{IOR. WREG}  1 \\ 1 \text{ OR}  f, \text{WREG}  \text{WREG} = f. \text{IOR. WREG}  1 \\ 1 \text{ OR}  \#1 \text{ it10, Wn}  \text{Wd} = \text{ ii10. IOR. Wd}  1 \\ 1 \text{ OR}  \text{Wb, Ws, Wd}  \text{Wd} = \text{Wb}. \text{IOR. Ws}  1 \\ 1 \text{ OR}  \text{Wb, Ws, Wd}  \text{Wd} = \text{Wb}. \text{IOR. Ws}  1 \\ 1 \text{ OR}  \text{Wb, \#1 \text{ it5, Wd}}  \text{Wd} = \text{Wb}. \text{IOR. Iit5}  1 \\ 1 \text{ OR}  \text{Wb, \#1 \text{ it5, Wd}}  \text{Wd} = \text{Wb}. \text{IOR. Iit5}  1 \\ 1 \text{ OR}  \text{Ws, \#1 \text{ it14, Acc}}  \text{Load Accumulator}  1 \\ 1 \text{ A4}  \text{LNK}  \#1 \text{ it14}  \text{Link Frame Pointer}  1 \\ 1 \text{ SR}  f , \text{WREG}  \text{WREG} = \text{Logical Right Shift f}  1 \\ 1 \text{ SR}  \text{Ws, Wd}  \text{Wd} = \text{Logical Right Shift f}  1 \\ 1 \text{ SR}  \text{Ws, Wd}  \text{Wd} = \text{Logical Right Shift Ws}  1 \\ 1 \text{ SR}  \text{Ws, Wd}  \text{Wd} = \text{Logical Right Shift Ws} \text{ NI}  1 \\ 1 \text{ SR}  \text{Wb, Wns, Wnd}  \text{Wrd} = \text{Logical Right Shift Wb by Wns}  1 \\ 1 \text{ SR}  \text{Wb, Wns, Wnd}  \text{Wrd} = \text{Logical Right Shift Wb by Wns}  1 \\ 1 \text{ SR}  \text{Wb, Wns, Wnd}  \text{Wrd} = \text{Logical Right Shift Wb by Wns}  1 \\ 1 \text{ SR}  \text{Wb, Wns, Wnd}  \text{Wrd} = \text{Logical Right Shift Wb by Wns}  1 \\ 1 \text{ SR}  \text{Wb, Wns, Wnd}  \text{Wrd} = \text{Logical Right Shift Wb by Wns}  1 \\ 1 \text{ SR}  \text{Wb, Wns, Wnd}  \text{Wrd} = \text{Logical Right Shift Wb by Wns}  1 \\ 1 \text{ SR}  \text{Wb, Wns, Wnd}  \text{Wrd} = \text{Logical Right Shift Wb by Wns}  1 \\ 1 \text{ SR}  \text{Wb, Wns, Wnd}  \text{Wrd} = \text{Logical Right Shift Wb by Wns}  1 \\ 1 \text{ SR}  \text{Wb, Wns, Wnd}  \text{Wrd} = \text{Logical Right Shift Wb by Wns}  1 \\ 1 \text{ SR}  \text{Wb, Wns, Wnd}  \text{Wrd} = \text{Logical Right Shift Wb by Wns}  1 \\ 1 \text{ SR}  \text{Wb, Wns, Wnd}  \text{Wrd} = \text{Logical Right Shift Wb by Wns}  1 \\ 1 \text{ SR}  \text{Wb, Wns, Wnd}  \text{Wrd} = \text{Logical Right Shift Wb by Wns}  1 \\ 1 \text{ SR}  \text{Wb, Wns, Wnd}  \text{Wrd} = Logical Right Shift Wb b$	1 C,DC,N,OV,2
$1 \text{ INC2 WS,Wd} \qquad \text{Wd} = \text{WS} + 2 \qquad 1 \qquad$	1 C,DC,N,OV,2
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1 C,DC,N,OV,2
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	1 C,DC,N,OV,2
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	1 N,Z
$10R \\ \#lit10,Wn \\ Wd = lit10.IOR.Wd \\ 1 \\ 10R \\ Wb,Ws,Wd \\ Wd = Wb.IOR.Ws \\ 1 \\ 10R \\ Wb,\#lit5,Wd \\ Wd = Wb.IOR.lit5 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ 1 \\ $	1 N,Z
$\frac{10R}{Mb, Ws, Wd} = Mb . IOR. Ws = 1 $ $\frac{10R}{Mb, \#lit5, Wd} = Wb . IOR. Ws = 1 $ $\frac{10R}{Mb, \#lit5, Wd} = Wb . IOR. Iit5 $ $\frac{1}{10R} = 1 $ $\frac{1}{10R} = 1$	1 N,Z
IOR Wb,#lit5,Wd Wd = Wb.IOR.lit5       1         42       LAC       Wso,#Slit4,Acc       Load Accumulator       1         43       LNK       LNK       #lit14       Link Frame Pointer       1         44       LSR       f       f       Logical Right Shift f       1         LSR       f,WREG       WREG = Logical Right Shift f       1       1         LSR       Ws,Wd       Wd = Logical Right Shift Ws       1       1	1 N,Z
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	1 N,Z
44         LSR         f         f         Logical Right Shift f         1           LSR         f, WREG         WREG = Logical Right Shift f         1           LSR         Ws, Wd         Wd = Logical Right Shift Ws         1           LSR         Wb, Wns, Wnd         Wnd = Logical Right Shift Wb by Wns         1	1 OA,OB,OAB SA,SB,SAB
LSR       f,WREG       WREG = Logical Right Shift f       1         LSR       Ws,Wd       Wd = Logical Right Shift Ws       1         LSR       Wb,Wns,Wnd       Wnd = Logical Right Shift Wb by Wns       1	1 None
LSR     Ws, Wd     Wd = Logical Right Shift Ws     1       LSR     Wb, Wns, Wnd     Wnd = Logical Right Shift Wb by Wns     1	1 C,N,OV,Z
LSR     Ws,Wd     Wd = Logical Right Shift Ws     1       LSR     Wb,Wns,Wnd     Wnd = Logical Right Shift Wb by Wns     1	1 C,N,OV,Z
LSR Wb, Wns, Wnd Wnd = Logical Right Shift Wb by Wns 1	1 C,N,OV,Z
	1 N,Z
	1 N,Z
	1 OA,OB,OAB SA,SB,SAB
	1 OA,OB,OAB SA,SB,SAB
46         MOV         f, Wn         Move f to Wn         1	1 None
MOV f Move f to f 1	1 N,Z
MOV f, WREG Move f to WREG 1	1 None
MOV #lit16,Wn Move 16-bit Literal to Wn 1	1 None
MOV.b #lit8,Wn Move 8-bit Literal to Wn 1	1 None
MOV Wn, f Move Wn to f 1	1 None
MOV Wso, Wdo Move Ws to Wd 1	1 None
MOV WREG, f Move WREG to f 1	1 None
MOV.D Wns,Wd Move Double from W(ns):W(ns + 1) to Wd 1	2 None
MOV.D Ws, Wnd Move Double from Ws to W(nd + 1):W(nd) 1	2 None
47 MOVSAC MOVSAC Acc, Wx, Wxd, Wy, Wyd, AWB Prefetch and Store Accumulator 1	1 None

#### 

Base Instr #	Assembly Mnemonic	Mnemonic Assembly Syntax Descrip		Description	# of Words	# of Cycles	Status Flags Affected
48	MPY			Multiply Wm by Wn to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
		MPY Wm*Wm,Ac	cc,Wx,Wxd,Wy,Wyd	Square Wm to Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
49	MPY.N	MPY.N Wm*Wn,Ac	cc,Wx,Wxd,Wy,Wyd	-(Multiply Wm by Wn) to Accumulator	1	1	None
50	MSC	MSC	Wm*Wm,Acc,Wx,Wxd,Wy,Wyd , AWB	Multiply and Subtract from Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
51	MUL	MUL.SS	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * signed(Ws)	1	1	None
		MUL.SU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(Ws)	1	1	None
		MUL.US	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * signed(Ws)	1	1	None
		MUL.UU	Wb,Ws,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(Ws)	1	1	None
		MUL.SU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = signed(Wb) * unsigned(lit5)	1	1	None
		MUL.UU	Wb,#lit5,Wnd	{Wnd + 1, Wnd} = unsigned(Wb) * unsigned(lit5)	1	1	None
		MUL	f	W3:W2 = f * WREG	1	1	None
52	NEG	NEG	Acc	Negate Accumulator	1	1	OA,OB,OAB, SA,SB,SAB
		NEG	f	$f = \overline{f} + 1$	1	1	C,DC,N,OV,Z
		NEG	f,WREG	WREG = $\overline{f}$ + 1	1	1	C,DC,N,OV,Z
		NEG	Ws,Wd	$Wd = \overline{Ws} + 1$	1	1	C,DC,N,OV,Z
53	NOP	NOP	·	No Operation	1	1	None
		NOPR		No Operation	1	1	None
54	POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
		POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
		POP.D	Wnd	Pop from Top-of-Stack (TOS) to W(nd):W(nd + 1)	1	2	None
		POP.S		Pop Shadow Registers	1	1	All
55	PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
		PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
		PUSH.D	Wns	Push W(ns):W(ns + 1) to Top-of-Stack (TOS)	1	2	None
		PUSH.S		Push Shadow Registers	1	1	None
56	PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO,Sleep
57	RCALL	RCALL	Expr	Relative Call	1	2	None
		RCALL	Wn	Computed Call	1	2	None
58	REPEAT	REPEAT	#lit14	Repeat Next Instruction lit14 + 1 times	1	1	None
		REPEAT	Wn	Repeat Next Instruction (Wn) + 1 times	1	1	None
59	RESET	RESET		Software Device Reset	1	1	None
60	RETFIE	RETFIE		Return from interrupt	1	3 (2)	None
61	RETLW	RETLW	#lit10,Wn	Return with Literal in Wn	1	3 (2)	None
62	RETURN	RETURN		Return from Subroutine		3 (2)	None
63	RLC	RLC	f	f = Rotate Left through Carry f	1	1	C,N,Z
		RLC	f,WREG	WREG = Rotate Left through Carry f	1	1	C,N,Z
		RLC	Ws,Wd	Wd = Rotate Left through Carry Ws	1	1	C,N,Z
64	RLNC	RLNC	f	f = Rotate Left (No Carry) f	1	1	N,Z
		RLNC	f,WREG	WREG = Rotate Left (No Carry) f	1	1	N,Z
		RLNC	Ws,Wd	Wd = Rotate Left (No Carry) Ws	1	1	N,Z
65	RRC	RRC	f	f = Rotate Right through Carry f WREG = Rotate Right through Carry f	1	1	C,N,Z C,N,Z

#### TABLE 22-2: INSTRUCTION SET OVERVIEW (CONTINUED)

TABLE 22-2:		INSTRUCTION SET OVERVIEW (CONTINUED)							
Base Instr #	Instr Assembly Assembly Syntax		Description	# of Words	# of Cycles	Status Flags Affected			
66	RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	N,Z		
		RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N,Z		
		RRNC	Ws,Wd	Wd = Rotate Right (No Carry) Ws	1	1	N,Z		
67	SAC	SAC	Acc,#Slit4,Wdo	Store Accumulator	1	1	None		
		SAC.R	Acc,#Slit4,Wdo	Store Rounded Accumulator	1	1	None		
68	SE	SE	Ws,Wnd	Wnd = Sign-Extended Ws	1	1	C,N,Z		
69	SETM	SETM	f	f = 0xFFFF	1	1	None		
		SETM	WREG	WREG = 0xFFFF	1	1	None		
		SETM	Ws	Ws = 0xFFFF	1	1	None		
70	SFTAC	SFTAC	Acc,Wn	Arithmetic Shift Accumulator by (Wn)	1	1	OA,OB,OAB, SA,SB,SAB		
		SFTAC	Acc,#Slit6	Arithmetic Shift Accumulator by Slit6	1	1	OA,OB,OAB, SA,SB,SAB		
71	SL	SL	f	f = Left Shift f	1	1	C,N,OV,Z		
		SL	f,WREG	WREG = Left Shift f	1	1	C,N,OV,Z		
		SL	Ws,Wd	Wd = Left Shift Ws	1	1	C,N,OV,Z		
		SL	Wb,Wns,Wnd	Wnd = Left Shift Wb by Wns	1	1	N,Z		
		SL	Wb,#lit5,Wnd	Wnd = Left Shift Wb by lit5	1	1	N,Z		
72	SUB	SUB	Acc	Subtract Accumulators	1	1	OA,OB,OAB, SA,SB,SAB		
		SUB	f	f = f - WREG	1	1	C,DC,N,OV,Z		
		SUB	f,WREG	WREG = f – WREG	1	1	C,DC,N,OV,Z		
		SUB	#lit10,Wn	Wn = Wn - lit10	1	1	C,DC,N,OV,Z		
		SUB	Wb,Ws,Wd	Wd = Wb - Ws	1	1	C,DC,N,OV,Z		
		SUB	Wb,#lit5,Wd	Wd = Wb - lit5	1	1	C,DC,N,OV,Z		
73	SUBB	SUBB	f	$f = f - WREG - (\overline{C})$	1	1	C,DC,N,OV,Z		
		SUBB	f,WREG	WREG = $f - WREG - (\overline{C})$	1	1	C,DC,N,OV,Z		
		SUBB	#lit10,Wn	$Wn = Wn - lit10 - (\overline{C})$	1	1	C,DC,N,OV,Z		
		SUBB	Wb,Ws,Wd	$Wd = Wb - Ws - (\overline{C})$	1	1	C,DC,N,OV,Z		
		SUBB	Wb,#lit5,Wd	$Wd = Wb - lit5 - (\overline{C})$	1	1	C,DC,N,OV,Z		
74	SUBR	SUBR	f	f = WREG – f	1	1	C,DC,N,OV,Z		
		SUBR	f,WREG	WREG = WREG – f	1	1	C,DC,N,OV,Z		
		SUBR	Wb,Ws,Wd	Wd = Ws - Wb	1	1	C,DC,N,OV,Z		
		SUBR	Wb,#lit5,Wd	Wd = lit5 – Wb	1	1	C,DC,N,OV,Z		
75	SUBBR	SUBBR	f	$f = WREG - f - (\overline{C})$	1	1	C,DC,N,OV,Z		
	DODDIE	SUBBR	f,WREG	$WREG = WREG - f - (\overline{C})$	1	1	C,DC,N,OV,Z		
		SUBBR		$Wd = Ws - Wb - (\overline{C})$	1	1	C,DC,N,OV,Z		
			Wb,Ws,Wd	$Wd = VVS - VVD - (C)$ $Wd = lit5 - Wb - (\overline{C})$					
70	GUAD	SUBBR	Wb,#lit5,Wd		1	1	C,DC,N,OV,Z		
76	SWAP	SWAP.b	Wn	Wn = Nibble Swap Wn	1	1	None		
77		SWAP	Wn	Wn = Byte Swap Wn	1	1	None		
77 78	TBLRDH	TBLRDH	Ws,Wd	Read Prog<23:16> to Wd<7:0>	1	2	None		
	TBLRDL	TBLRDL	Ws,Wd	Read Prog<15:0> to Wd	1	2	None		
79 80	TBLWTH	TBLWTH	Ws,Wd	Write Ws<7:0> to Prog<23:16> Write Ws to Prog<15:0>		2	None		
80	TBLWTL	TBLWTL	Ws,Wd	Write Ws to Prog<15:0>         1         2           Unlink Frame Pointer         1         1		None None			
82	ULNK		f		1	1			
02	XOR	XOR		f = f .XOR. WREG WREG = f .XOR. WREG	1	1	N,Z N,Z		
		XOR	f,WREG	WREG = 1.XOR. WREG Wd = lit10 .XOR. Wd	1	1	N,Z N,Z		
		XOR	#lit10,Wn	Wd = Wb .XOR. Ws	1	1	N,Z N,Z		
	1	XOR	Wb,Ws,Wd		1		۱۹,∠		
		XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N,Z		

#### 

# 23.0 DEVELOPMENT SUPPORT

The PIC<sup>®</sup> microcontrollers and dsPIC<sup>®</sup> digital signal controllers are supported with a full range of software and hardware development tools:

- Integrated Development Environment
- MPLAB<sup>®</sup> IDE Software
- Compilers/Assemblers/Linkers
  - MPLAB C Compiler for Various Device Families
  - HI-TECH C<sup>®</sup> for Various Device Families
  - MPASM<sup>™</sup> Assembler
  - MPLINK<sup>™</sup> Object Linker/ MPLIB<sup>™</sup> Object Librarian
  - MPLAB Assembler/Linker/Librarian for Various Device Families
- Simulators
  - MPLAB SIM Software Simulator
- Emulators
  - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debuggers
  - MPLAB ICD 3
  - PICkit<sup>™</sup> 3 Debug Express
- Device Programmers
  - PICkit<sup>™</sup> 2 Programmer
  - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

### 23.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows<sup>®</sup> operating system-based application that contains:

- A single graphical interface to all debugging tools
  - Simulator
  - Programmer (sold separately)
  - In-Circuit Emulator (sold separately)
  - In-Circuit Debugger (sold separately)
- A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- High-level source code debugging
- Mouse over variable inspection
- Drag and drop variables from source to watch windows
- Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- Debug using:
  - Source files (C or assembly)
  - Mixed C and assembly
  - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

#### 23.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

### 23.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

### 23.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel<sup>®</sup> standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

#### 23.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

#### 23.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- Command line interface
- Rich directive set
- Flexible macro language
- MPLAB IDE compatibility

#### 23.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC<sup>®</sup> DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

#### 23.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC<sup>®</sup> Flash MCUs and dsPIC<sup>®</sup> Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

#### 23.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC<sup>®</sup> Flash microcontrollers and dsPIC<sup>®</sup> DSCs with the powerful, yet easyto-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

### 23.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC<sup>®</sup> and dsPIC<sup>®</sup> Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming<sup>™</sup>.

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

### 23.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit<sup>™</sup> 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows® programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit<sup>™</sup> 2 enables in-circuit debugging on most PIC® microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

### 23.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

### 23.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM<sup>™</sup> and dsPICDEM<sup>™</sup> demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ<sup>®</sup> security ICs, CAN, IrDA<sup>®</sup>, PowerSmart battery management, SEEVAL<sup>®</sup> evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

# 24.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

## Absolute Maximum Ratings<sup>(1)</sup>

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0.3V to +4.0V
Voltage on any pin that is not 5V tolerant, with respect to Vss <sup>(3)</sup>	
Voltage on any 5V tolerant pin with respect to Vss, when VDD $\geq 3.0V^{(3)}$	0.3V to +5.6V
Voltage on any 5V tolerant pin with respect to Vss, when $VDD < 3.0V^{(3)}$	0.3V to (VDD + 0.3V)
Maximum current out of Vss pin	
Maximum current into Vod pin <sup>(2)</sup>	250 mA
Maximum current sourced/sunk by any 4x I/O pin	15 mA
Maximum current sourced/sunk by any 8x I/O pin	25 mA
Maximum current sourced/sunk by any 16x I/O pin	45 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports <sup>(2)</sup>	200mA

**Note 1:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

- 2: Maximum allowable current is a function of device maximum power dissipation (see Table 24-2).
- 3: See the "Pin Diagrams" section for 5V tolerant pins.

#### 24.1 DC Characteristics

#### TABLE 24-1: OPERATING MIPS VS. VOLTAGE

	Voo Bango	Tomp Bongo	Max MIPS
Characteristic	VDD Range (in Volts)	Temp Range (in °C)	dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04
	3.0-3.6V <sup>(1)</sup>	-40°C to +85°C	40
—	3.0-3.6V <sup>(1)</sup>	-40°C to +125°C	40

**Note 1:** Overall functional device operation at VBORMIN < VDD < VDDMIN is tested but not characterized. All device analog modules such as the ADC, etc., will function but with degraded performance below VDDMIN. Refer to BO10 in Table 24-11 for BOR values.

#### TABLE 24-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
Industrial Temperature Devices					
Operating Junction Temperature Range	TJ	-40	—	+125	°C
Operating Ambient Temperature Range	TA	-40	—	+85	°C
Extended Temperature Devices					
Operating Junction Temperature Range	TJ	-40	—	+140	°C
Operating Ambient Temperature Range	TA	-40	—	+125	°C
Power Dissipation: Internal chip power dissipation: $PINT = VDD x (IDD - \Sigma IOH)$ I/O Pin Power Dissipation:	PD	PINT + PI/O			W
$I/O = \Sigma (\{VDD - VOH\} x IOH) + \Sigma (VOL x IOL)$					
Maximum Allowed Power Dissipation	PDMAX	(	TJ — TA)/θJ	IA	W

#### TABLE 24-3: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур	Max	Unit	Notes
Package Thermal Resistance, 44-Pin QFN	θJA	28	_	°C/W	1
Package Thermal Resistance, 44-Pin TFQP	θJA	39	—	°C/W	1
Package Thermal Resistance, 28-Pin SPDIP	θJA	42	—	°C/W	1
Package Thermal Resistance, 28-Pin SOIC	θJA	47	—	°C/W	1
Package Thermal Resistance, 28-Pin QFN-S	θJA	34	—	°C/W	1
Package Thermal Resistance, 18-Pin SOIC	θJA	57	—	°C/W	1
Package Thermal Resistance, 44-Pin VTLA	θJA	25	_	°C/W	1

**Note 1:** Junction to ambient thermal resistance, Theta-JA ( $\theta$ JA) numbers are achieved by package simulations.

TABLE 24-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS
---

DC CHA	RACTER	ISTICS	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic	Min	Тур <sup>(1)</sup>	Max	Units	Conditions	
Operati	ng Voltag	9						
DC10	Vdd	Supply Voltage <sup>(4)</sup>	3.0	—	3.6	V	Industrial and Extended	
DC12	Vdr	RAM Data Retention Voltage <sup>(2)</sup>	1.8	—	—	V	—	
DC16	Vpor	VDD Start Voltage to Ensure Internal Power-on Reset Signal	_	_	Vss	V	_	
DC17	SVDD	VDD Rise Rate <sup>(3)</sup> to Ensure Internal Power-on Reset Signal	0.03	_	_	V/ms	0V-3.0V in 0.1 seconds	

**Note 1:** Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: This is the limit to which VDD may be lowered without losing RAM data.

3: These parameters are characterized but not tested in manufacturing.

**Note 1:** Overall functional device operation at VBORMIN < VDD < VDDMIN is tested but not characterized. All device analog modules such as the ADC, etc., will function but with degraded performance below VDDMIN. Refer to BO10 in Table 24-11 for BOR values.

TABLE 24-5:	DC CHARACTERISTICS: OPERATING CURRENT (IDD)
-------------	---

DC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$			
Parameter No.	Typical <sup>(1)</sup>	Max	Units	Conditions		
Operating C	Current (IDD)	(2)				
DC20d	55	70	mA	-40°C	3.3V	10 MIPS See <b>Note 2</b>
DC20a	55	70	mA	+25°C		
DC20b	55	70	mA	+85°C		
DC20c	55	70	mA	+125°C		
DC21d	68	85	mA	-40°C	3.3V	16 MIPS See <b>Note 2</b> and <b>Note 3</b>
DC21a	68	85	mA	+25°C		
DC21b	68	85	mA	+85°C		
DC21c	68	85	mA	+125°C		
DC22d	78	95	mA	-40°C	3.3V	20 MIPS See <b>Note 2</b> and <b>Note 3</b>
DC22a	78	95	mA	+25°C		
DC22b	78	95	mA	+85°C		
DC22c	78	95	mA	+125°C		
DC23d	88	110	mA	-40°C	- 3.3V	30 MIPS See <b>Note 2</b> and <b>Note 3</b>
DC23a	88	110	mA	+25°C		
DC23b	88	110	mA	+85°C		
DC23c	88	110	mA	+125°C		
DC24d	98	120	mA	-40°C	3.3V	40 MIPS See <b>Note 2</b>
DC24a	98	120	mA	+25°C		
DC24b	98	120	mA	+85°C		
DC24c	98	120	mA	+125°C		
DC25d	128	160	mA	-40°C	3.3V	40 MIPS See <b>Note 2</b> , except PWM is operating at maximum speed (PTCON2 = 0x0000)
DC25a	125	150	mA	+25°C		
DC25b	121	150	mA	+85°C		
DC25c	119	150	mA	+125°C		
DC26d	115	140	mA	-40°C	3.3V	40 MIPS See <b>Note 2</b> , except PWM is operating at 1/2 speed (PTCON2 = 0x0001)
DC26a	112	140	mA	+25°C		
DC26b	110	140	mA	+85°C		
DC26c	108	140	mA	+125°C		

**Note 1:** Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

2: IDD is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows:

- Oscillator is configured in EC mode with PLL, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)
- CLKO is configured as an I/O input pin in the Configuration word
- All I/O pins are configured as inputs and pulled to Vss
- $\overline{\text{MCLR}}$  = VDD, WDT and FSCM are disabled
- CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating; however, every peripheral is being clocked (all PMDx bits are zeroed)
- CPU executing while(1) statement
- JTAG disabled

**3:** These parameters are characterized but not tested in manufacturing.

DC CHARACTERISTICS Standard Operatin (unless otherwise Operating tempera					ed) -40°C ≤ TA ≤ +	t <b>o 3.6V</b> 85°C for Industrial 125°C for Extended			
Parameter No.	Typical <sup>(1)</sup>	Мах	Units		Conditions				
Operating C	Current (IDD)	(2)							
DC27d	111	140	mA	-40°C		40 MIPS			
DC27a	108	130	mA	+25°C	3.3V	See Note 2, except PWM is			
DC27b	105	130	mA	+85°C	3.3V	operating at 1/4 speed			
DC27c	103	130	mA	+125°C		(PTCON2 = 0x0002)			
DC28d	102	130	mA	-40°C		40 MIPS			
DC28a	100	120	mA	+25°C	3.3∨	See Note 2, except PWM is			
DC28b	100	120	mA	+85°C	3.3V	operating at 1/8 speed			
DC28c	100	120	mA	+125°C		(PTCON2 = 0x0003)			

**Note 1:** Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

2: IDD is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows:

- Oscillator is configured in EC mode with PLL, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)
- CLKO is configured as an I/O input pin in the Configuration word
- · All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating; however, every peripheral is being clocked (all PMDx bits are zeroed)
- CPU executing while(1) statement
- JTAG disabled
- **3:** These parameters are characterized but not tested in manufacturing.

DC CHARACT	ERISTICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Parameter No.	Typical <sup>(1)</sup>	Max	Units Conditions					
Idle Current (II	DLE): Core Of	f Clock On E	Base Current <sup>(</sup>	2)				
DC40d	45	100	mA	-40°C				
DC40a	45	100	mA	+25°C	- 3.3V	10 MIPS		
DC40b	45	100	mA	+85°C	3.3V	10 1011-5		
DC40c	45	100	mA	+125°C				
DC41d	47	100	mA	-40°C				
DC41a	47	100	mA	+25°C	- 3.3V	16 MIPS <sup>(3)</sup>		
DC41b	47	100	mA	+85°C	3.3V	10 MIP3(*)		
DC41c	47	100	mA	+125°C				
DC42d	50	100	mA	-40°C				
DC42a	50	100	mA	+25°C	2.21/	20 MIPS <sup>(3)</sup>		
DC42b	50	100	mA	+85°C	- 3.3V			
DC42c	50	100	mA	+125°C	7			
DC43d	55	105	mA	-40°C				
DC43a	55	105	mA	+25°C	2.21/	30 MIPS <sup>(3)</sup>		
DC43b	55	105	mA	+85°C	- 3.3V	30 MIPS(**		
DC43c	55	105	mA	+125°C	7			
DC44d	60	105	mA	-40°C				
DC44a	60	105	mA	+25°C	2.21/			
DC44b	60	105	mA	+85°C	- 3.3V	40 MIPS		
DC44c	60	105	mA	+125°C	1			

#### TABLE 24-6: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

**Note 1:** Data in "Typical" column is at 3.3V, +25°C unless otherwise stated.

2: Base Idle current (IIDLE) is measured as follows:

• CPU core is off, oscillator is configured in EC mode and external clock active, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

- CLKO is configured as an I/O input pin in the Configuration word
- All I/O pins are configured as inputs and pulled to Vss
- $\overline{\text{MCLR}}$  = VDD, WDT and FSCM are disabled
- No peripheral modules are operating; however, every peripheral is being clocked (all PMDx bits are zeroed)
- JTAG disabled
- **3:** These parameters are characterized but not tested in manufacturing.

DC CHARACI	TERISTICS		(unless oth	$\begin{array}{ll} \mbox{indard Operating Conditions: 3.0V to 3.6V} \\ \mbox{iless otherwise stated)} \\ \mbox{erating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Parameter No.	Typical <sup>(1)</sup>	Мах	Units	Conditions						
Power-Down Current (IPD) <sup>(2,4)</sup>										
DC60d	125	500	μA	-40°C						
DC60a	135	500	μΑ	+25°C	2.01/					
DC60b	235	500	μΑ	+85°C	3.3V	Base Power-Down Current				
DC60c	565	950	μA	+125°C						
DC61d	40	50	μA	-40°C						
DC61a	40	50	μΑ	+25°C	2.21/	Matchdog Timer Currents Alwor(3)				
DC61b	40	50	μA	+85°C	3.3V	Watchdog Timer Current: ∆IwDT <sup>(3)</sup>				
DC61c	80	90	μΑ	+125°C	1					

#### TABLE 24-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

**Note 1:** Data in the Typical column is at 3.3V, +25°C unless otherwise stated.

2: IPD (Sleep) current is measured as follows:

- CPU core is off, oscillator is configured in EC mode and external clock active, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)</li>
- CLKO is configured as an I/O input pin in the Configuration word
- · All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- All peripheral modules are disabled (PMDx bits are all ones)
- The VREGS bit (RCON<8>) = 0 (i.e., core regulator is set to stand-by while the device is in Sleep mode)
- JTAG disabled
- **3:** The ∆ current is the additional current consumed when the WDT module is enabled. This current should be added to the base IPD current.
- 4: These currents are measured on the device containing the most memory in this family.

DC CHARACTERI	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$						
Parameter No. Typical <sup>(1)</sup> Max			Doze Ratio	Units		Cond	litions
DC73a	75	105	1:2	mA			
DC73f	60	105	1:64	mA	-40°C	3.3V	40 MIPS
DC73g	60	105	1:128	mA			
DC70a	75	105	1:2	mA			
DC70f	60	105	1:64	mA	+25°C	C 3.3V	40 MIPS
DC70g	60	105	1:128	mA			
DC71a	75	105	1:2	mA			
DC71f	60	105	1:64	mA	+85°C	3.3V	40 MIPS
DC71g	60	105	1:128	mA			
DC72a	75	105	1:2	mA			
DC72f	60	105	1:64	mA	+125°C	3.3V	40 MIPS
DC72g	60	105	1:128	mA			

#### TABLE 24-8: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

Note 1: Data in the Typical column is at 3.3V, +25°C unless otherwise stated.

2: IDOZE is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDOZE measurements are as follows:

- Oscillator is configured in EC mode and external clock active, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)</li>
- CLKO is configured as an I/O input pin in the Configuration word
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating; however, every peripheral is being clocked (all PMDx bits are zeroed)
- CPU executing while(1) statement
- JTAG disabled

DC CHA	RACTER	ISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for} \\ \\ \mbox{Extended} \end{array}$						
Param No.	Symbol	Characteristic	Min	Тур <sup>(1)</sup>	Max	Units	Conditions		
	VIL	Input Low Voltage							
DI10		I/O Pins	Vss	—	0.2 Vdd	V	—		
DI15		MCLR	Vss	—	0.2 Vdd	V	—		
DI16		I/O Pins with OSC1	Vss	—	0.2 Vdd	V	—		
DI18		I/O Pins with SDAx, SCLx	Vss	—	0.3 Vdd	V	SMbus disabled		
DI19		I/O Pins with SDAx, SCLx	Vss	—	0.8	V	SMbus enabled		
	Vih	Input High Voltage							
DI20 DI21		I/O Pins Not 5V Tolerant <sup>(4)</sup> I/O Pins 5V Tolerant <sup>(4)</sup>	0.7 Vdd 0.7 Vdd		Vdd 5.5	V V			
DI28 DI29		SDA1, SCL1 SDA1, SCL1	0.7 Vdd 2.1		5.5 5.5	V V	SMbus disabled SMbus enabled		
DI30	ICNPU	CNx Pull-up Current	_	250		μA	VDD = 3.3V, VPIN = VSS		
Dioo	lı∟	Input Leakage Current <sup>(2,3,4)</sup>		200		μι			
DI50		I/O Pins with: 4x Driver Pins - RA0-RA2, RB0- RB2, RB5-RB10, RB15, RC1, RC2, RC9, RC10	_	_	±2	μΑ	$\label{eq:VSS} \begin{split} &VSS \leq V \text{PIN} \leq V \text{DD}, \\ &Pin \ at \ high-impedance \end{split}$		
		8x Driver Pins - RC0, RC3-RC8, RC11-RC13	—	_	±4	μΑ	$\label{eq:VSS} \begin{split} &V{\sf SS} \leq V{\sf PIN} \leq V{\sf DD}, \\ &P{\sf in} \mbox{ at high-impedance} \end{split}$		
		16x Driver Pins - RA3, RA4, RB3, RB4, RB11-RB14	_		±8	μΑ	$\label{eq:VSS} \begin{array}{l} \leq \mbox{VPIN} \leq \mbox{VDD}, \\ \mbox{Pin at high-impedance} \end{array}$		
DI55		MCLR	_	_	±2	μA	$VSS \le VPIN \le VDD$		
DI56		OSC1	-	_	±2	μA	$VSS \le VPIN \le VDD$ , XT and HS modes		

TABLE 24-9:	DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS
-------------	--

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

- 3: Negative current is defined as current sourced by the pin.
- 4: See "Pin Diagrams" for the list of 5V tolerant I/O pins.
- 5: VIL source < (VSS 0.3). Characterized but not tested.
- **6:** Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.
- 7: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.
- 8: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.
- **9:** Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

DC CHA	RACTER	ISTICS	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for} \\ \mbox{Extended} \end{array}$				
Param No.	Symbol	Characteristic	Min	Typ <sup>(1)</sup>	Max	Units	Conditions
DI60a	licl	Input Low Injection Current	0	_	<sub>-5</sub> (5,8)	mA	All pins excep <u>t VDD,</u> Vss, AVDD, AVss, MCLR, VCAP, and RB5
DI60b	Іісн	Input High Injection Current	0	_	+5 <sup>(6,7,8)</sup>	mA	All pins except VDD, VSS, AVDD, AVSS, MCLR, VCAP, RB5, and digital 5V-tolerant designated pins
DI60c	Σ ΙΙΟΤ	Total Input Injection Current (sum of all I/O and control pins)	-20 <sup>(9)</sup>	_	+20 <sup>(9)</sup>	mA	Absolute instantaneous sum of all $\pm$ input injection currents from all I/O pins (   IICL +   IICH   ) $\leq \sum$ IICT

#### TABLE 24-9: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS (CONTINUED)

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: See "Pin Diagrams" for the list of 5V tolerant I/O pins.

5: VIL source < (VSS - 0.3). Characterized but not tested.

**6:** Non-5V tolerant pins VIH source > (VDD + 0.3), 5V tolerant pins VIH source > 5.5V. Characterized but not tested.

7: Digital 5V tolerant pins cannot tolerate any "positive" input injection current from input sources > 5.5V.

8: Injection currents > | 0 | can affect the ADC results by approximately 4-6 counts.

**9:** Any number and/or combination of I/O pins not excluded under IICL or IICH conditions are permitted provided the mathematical "absolute instantaneous" sum of the input injection currents from all pins do not exceed the specified limit. Characterized but not tested.

	PACTED		Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)						
			Operatir	ng tempe	erature	$\begin{array}{l} -40^{\circ}C \leq \mbox{ TA} \leq \mbox{ +85}^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq \mbox{ TA} \leq \mbox{ +125}^{\circ}C \mbox{ for Extended} \end{array}$			
Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions		
		Output Low Voltage I/O Pins: 4x Sink Driver Pins - RA0-RA2, RB0-RB2, RB5-RB10, RB15, RC1, RC2, RC9, RC10	_	_	0.4	V	Io∟ ≤ 6 mA, VDD = 3.3V See <b>Note 1</b>		
DO10	Vol	Output Low Voltage I/O Pins: 8x Sink Driver Pins - RC0, RC3- RC8, RC11-RC13	_	_	0.4	V	$\label{eq:IOL} \begin{array}{l} \text{IOL} \leq 10 \text{ mA, VDD} = 3.3 \text{V} \\ \text{See Note 1} \end{array}$		
		<b>Output Low Voltage</b> I/O Pins: 16x Sink Driver Pins - RA3, RA4, RB3, RB4, RB11-RB14	—	_	0.4	V	$\label{eq:lol_state} \begin{array}{l} \text{IoL} \leq 18 \text{ mA, VDD} = 3.3 \text{V} \\ \text{See Note 1} \end{array}$		
		Output High Voltage I/O Pins: 4x Source Driver Pins - RA0- RA2, RB0-RB2, RB5-RB10, RB15, RC1, RC2, RC9, RC10	2.4	_	_	V	IOH ≥ -6 mA, VDD = 3.3V See <b>Note 1</b>		
DO20	Vон	Output High Voltage I/O Pins: 8x Source Driver Pins - RC0, RC3-RC8, RC11-RC13	2.4	_	_	V	IOH ≥ -10 mA, VDD = 3.3V See <b>Note 1</b>		
		Output High Voltage I/O Pins: 16x Source Driver Pins - RA3, RA4, RB3, RB4, RB11-RB14	2.4	_	_	V	IOH ≥ -18 mA, VDD = 3.3V See <b>Note 1</b>		
		Output High Voltage I/O Pins:	1.5		_		IOH ≥ -12 mA, VDD = 3.3V See <b>Note 1</b>		
		4x Source Driver Pins - RA0- RA2, RB0-RB2, RB5-RB10, RB15, RC1, RC2, RC9, RC10	2.0	—	_	V	IOH ≥ -11 mA, VDD = 3.3V See <b>Note 1</b>		
			3.0	—			IOH ≥ -3 mA, VDD = 3.3V See <b>Note 1</b>		
		Output High Voltage 8x Source Driver Pins - RC0,	1.5	—			IOH ≥ -16 mA, VDD = 3.3V See <b>Note 1</b>		
DO20A	Vон1	RC3-RC8, RC11-RC13	2.0	—		V	IOH ≥ -12 mA, VDD = 3.3V See <b>Note 1</b>		
			3.0	—			IOH ≥ -4 mA, VDD = 3.3V See <b>Note 1</b>		
		Output High Voltage	1.5	—			IOH ≥ -30 mA, VDD = 3.3V See <b>Note 1</b>		
		16x Source Driver Pins - RA3, RA4, RB3, RB4, RB11-RB14	2.0	_		V	IOH ≥ -25 mA, VDD = 3.3V See <b>Note 1</b>		
			3.0	_	_		$IOH \ge -8 \text{ mA}, \text{ VDD} = 3.3\text{V}$ See <b>Note 1</b>		

#### TABLE 24-10: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Param	eters are characterized	but not tested.
---------------	-------------------------	-----------------

#### TABLE 24-11: ELECTRICAL CHARACTERISTICS: BOR

DC CHAR	CHARACTERISTICS Standard Operating tem			vise state	<b>ed)</b> -40°C ≤	≤ Ta ≤ +8	5°C for Ir	
Param No.	Symbol	Character	istic	Min <sup>(1)</sup>	Тур	Max	Units	Conditions
BO10	VBOR	BOR Event on VDD Tra High-to-Low BOR Event is Tied to V Voltage Decrease		2.55		2.79	V	See Note 2

Note 1: Parameters are for design guidance only and are not tested in manufacturing.

2: The device will operate as normal until the VDDMIN threshold is reached.

**3:** Overall functional device operation at VBORMIN < VDD < VDDMIN is tested but not characterized. All device analog modules such as the ADC, etc., will function but with degraded performance below VDDMIN.

DC CHARACTERISTICS			(unless		vise state	onditions: 3.0V to 3.6V ed) -40°C ≤ TA ≤ +85°C for Industrial -40°C ≤ TA ≤ +125°C for Extended		
Param No.	Symbol	Characteristic	Min	Typ <sup>(1)</sup>	Max	Units	Conditions	
		Program Flash Memory						
D130	Eр	Cell Endurance	10,000	—		E/W	-40°C to +125°C	
D131	Vpr	VDD for Read	Vmin	—	3.6	V	VMIN = Minimum operating voltage	
D132B	VPEW	VDD for Self-Timed Write	VMIN	—	3.6	V	VMIN = Minimum operating voltage	
D134	TRETD	Characteristic Retention	20	—	_	Year	Provided no other specifications are violated, -40°C to +125°C	
D135	IDDP	Supply Current during Programming	_	10	—	mA	_	
D136a	Trw	Row Write Time	1.32	—	1.74	ms	Trw = 11064 FRC cycles, Ta = +85°C, See <b>Note 2</b>	
D136b	Trw	Row Write Time	1.28	—	1.79	ms	Trw = 11064 FRC cycles, Ta = +125°C, See <b>Note 2</b>	
D137a	Тре	Page Erase Time	20.1	—	26.5	ms	TPE = 168517 FRC cycles, Ta = +85°C, See <b>Note 2</b>	
D137b	TPE	Page Erase Time	19.5	—	27.3	ms	TPE = 168517 FRC cycles, TA = +125°C, See <b>Note 2</b>	
D138a	Tww	Word Write Cycle Time	42.3	—	55.9	μs	Tww = 355 FRC cycles, Ta = +85°C, See <b>Note 2</b>	
D138b	Tww	Word Write Cycle Time	41.1	—	57.6	μs	Tww = 355 FRC cycles, Ta = +125°C, See <b>Note 2</b>	

#### TABLE 24-12: DC CHARACTERISTICS: PROGRAM MEMORY

**Note 1:** Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: Other conditions: FRC = 7.37 MHz, TUN<5:0> = b'011111 (for Min), TUN<5:0> = b'100000 (for Max). This parameter depends on the FRC accuracy (see Table 24-20) and the value of the FRC Oscillator Tuning register (see Register 9-4). For complete details on calculating the Minimum and Maximum time see Section 5.3 "Programming Operations".

#### TABLE 24-13: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

Operating Conditions:			$-40^{\circ}C \le TA \le +85^{\circ}C \text{ for Industrial} \\ -40^{\circ}C \le TA \le +125^{\circ}C \text{ for Extended}$						
Param No.	Symbol	Characteristics	Min	Тур	Max	Units	Comments		
	Cefc	External Filter Capacitor Value <sup>(1)</sup>	4.7	10		μF	Capacitor must be low series resistance (< 5 ohms)		

**Note 1:** Typical VCAP voltage = 2.5 volts when  $VDD \ge VDDMIN$ .


#### 24.2 AC Characteristics and Timing Parameters

This section defines dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 AC characteristics and timing parameters.

#### TABLE 24-14: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC


	Standard Operating Conditions: 3.0V to 3.6V							
	(unless otherwise stated)							
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial							
	-40°C $\leq$ TA $\leq$ +125°C for Extended							
	Operating voltage VDD range as described in Table 24-1.							

#### FIGURE 24-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



#### TABLE 24-15: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min	Тур	Мах	Units	Conditions
DO50	Cosco	OSC2 Pin			15		In XT and HS modes when external clock is used to drive OSC1
DO56	Сю	All I/O Pins and OSC2	—	—	50	pF	EC mode
DO58	Св	SCLx, SDAx	_	—	400	pF	In I <sup>2</sup> C™ mode



#### TABLE 24-16: EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHA	AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$							
Param No.	Symb	Characteristic	Min Typ <sup>(1)</sup> Max Units Condition								
OS10	Fin	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC	—	40	MHz	EC				
		Oscillator Crystal Frequency	3.5 10		10 40	MHz MHz	XT HS				
OS20	Tosc	Tosc = 1/Fosc	12.5		DC	ns	—				
OS25	Тсү	Instruction Cycle Time <sup>(2)</sup>	25		DC	ns	—				
OS30	TosL, TosH	External Clock in (OSC1) High or Low Time	0.375 x Tosc	—	0.625 x Tosc	ns	EC				
OS31	TosR, TosF	External Clock in (OSC1) Rise or Fall Time	—	—	20	ns	EC				
OS40	TckR	CLKO Rise Time <sup>(3)</sup>	—	5.2		ns	_				
OS41	TckF	CLKO Fall Time <sup>(3)</sup>	—	5.2		ns	—				
OS42	Gм	External Oscillator Transconductance <sup>(4)</sup>	14	16	18	mA/V	VDD = 3.3V TA = +25°C				

**Note 1:** Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: Instruction cycle period (TCY) equals two times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

- 3: Measurements are taken in EC mode. The CLKO signal is measured on the OSC2 pin.
- 4: Data for this parameter is Preliminary. This parameter is characterized, but not tested in manufacturing.

AC CHARACTERISTICS			stated)	$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteris	stic	Min	Typ <sup>(1)</sup>	Max	Units	Conditions	
OS50	Fplli	PLL Voltage Controlled Oscillator (VCO) Input Frequency Range		0.8	_	8	MHz	ECPLL, XTPLL modes	
OS51	Fsys	On-Chip VCO System Frequency		100	—	200	MHz	_	
OS52	TLOCK	PLL Start-up Time (Lock Time)		0.9	1.5	3.1	mS	_	
OS53	DCLK	CLKO Stability (Jitter) <sup>(2)</sup>		-3	0.5	3	%	Measured over 100 ms period	

#### TABLE 24-17: PLL CLOCK TIMING SPECIFICATIONS (VDD = 3.0V TO 3.6V)

**Note 1:** Data in "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested in manufacturing.

2: These parameters are characterized by similarity, but are not tested in manufacturing. This specification is based on clock cycle by clock cycle measurements. To calculate the effective jitter for individual time bases or communication clocks use this formula:

$$Peripheral Clock Jitter = \frac{DCLK}{\sqrt{\frac{Fosc}{Peripheral Bit Rate Clock}}}$$

For example: Fosc = 32 MHz, DCLK = 3%, SPI bit rate clock, (i.e., SCK) is 2 MHz.

SPI SCK Jitter = 
$$\left\lfloor \frac{D_{CLK}}{\sqrt{\left(\frac{32 \ MHz}{2 \ MHz}\right)}} \right\rfloor = \left\lfloor \frac{3\%}{\sqrt{16}} \right\rfloor = \left\lfloor \frac{3\%}{4} \right\rfloor = 0.75\%$$

#### TABLE 24-18: AUXILIARY PLL CLOCK TIMING SPECIFICATIONS (VDD = 3.0V TO 3.6V)

AC CHARACTERISTICS			stated)	$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteris	Min	Typ <sup>(1)</sup>	Max	Units	Conditions		
OS56	Fhpout	0n-Chip 16x PLL CC Frequency	0	112	118	120	MHz	—	
OS57	Fhpin	On-Chip 16x PLL Phase Detector Input Frequency		7.0	7.37	7.5	MHz	_	
OS58	Tsu	Frequency Generator Lock Time		_	—	10	μs	_	

**Note 1:** Data in "Typ" column is at 3.3V, +25°C unless otherwise stated. Parameters are for design guidance only and are not tested in manufacturing.

TABLE 24-19: /	AC CHARACTERISTICS: INTERNAL FRC ACCURACY
----------------	---

AC CHA	RACTERISTICS		$\begin{array}{ll} \mbox{Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq T_A \leq +85^{\circ}C \mbox{ for industrial} \\ -40^{\circ}C \leq T_A \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Characteristic	Min	Тур	Max	Units	Units Conditions			
	Internal FRC Accuracy @	FRC Fr	equency	= 7.37 N	IHz <sup>(1)</sup>				
F20a	FRC	-2	_	+2	%	$\textbf{-40^{\circ}C} \leq \textbf{TA} \leq \textbf{+85^{\circ}C}$	VDD = 3.0-3.6V		
F20b	FRC	-5	—	+5	% $-40^{\circ}C \le TA \le +125^{\circ}C$ VDD = $3.0-3.6V$				


Note 1: Frequency calibrated at +25°C and 3.3V. TUN bits can be used to compensate for temperature drift.

#### TABLE 24-20: AC CHARACTERISTICS: INTERNAL LPRC ACCURACY

AC CH	ARACTERISTICS		$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Characteristic	Min	Тур	Max	Units	Conditions			
	LPRC @ 32.768 kHz <sup>(1)</sup>								
F21a	LPRC	-20	±6	+20	%	$\textbf{-40^{\circ}C} \leq \textbf{TA} \leq \textbf{+85^{\circ}C}$	VDD = 3.0-3.6V		
F21b	LPRC	-70	_	+70	$0  \%  -40^{\circ}C \le TA \le +125^{\circ}C  VDD = 3.0-3.6$				

Note 1: Change of LPRC frequency as VDD changes.






<b>TABLE 24-21:</b>	I/O TIMING REQUIREMENTS
---------------------	-------------------------

AC CHAR	ACTERIS	rics	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Character	Min	Typ <sup>(1)</sup>	Max	Units	Conditions		
DO31	TioR	Port Output Rise Tim	ne:						
		4x Source Driver Pir RB0-RB2, RB5-RB1 RC2, RC9, RC10	,	_	10	25	ns	Refer to Figure 24-1 for test conditions	
		8x Source Driver Pir RC8, RC11-RC13	is - RC0, RC3-		8	20	ns		
		16x Source Driver Pi RB3, RB4, RB11-RB	, ,		6	15	ns		
DO32	TIOF	Port Output Fall Time	e:						
		4x Source Driver Pir RB0-RB2, RB5-RB1 RC2, RC9, RC10	,		10	25	ns	Refer to Figure 24-1 for test conditions	
		8x Source Driver Pir RC8, RC11-RC13	is - RC0, RC3-		8	20	ns		
	16x Source Driver Pin RB3, RB4, RB11-RB1		, ,	_	6	15	ns		
DI35	TINP	INTx Pin High or Low	v Time (input)	20	_	—	ns	_	
DI40	Trbp	CNx High or Low Tin	ne (input)	2	—	—	Тсү	—	

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.



## FIGURE 24-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING CHARACTERISTICS


## TABLE 24-22:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMERTIMING REQUIREMENTS

AC CHA	AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No. Symbol Characteristic <sup>(1)</sup>			Min	Тур <sup>(2)</sup>	Max	Units	Conditions		
SY10	TMCL	MCLR Pulse Width (low)	2	—	—	μS	-40°C to +85°C		
SY11	Tpwrt	Power-up Timer Period	_	2 4 16 32 64 128	_	ms	-40°C to +85°C User programmable		
SY12	TPOR	Power-on Reset Delay	3	10	30	μs	-40°C to +85°C		
SY13	Tioz	I/O High-Impedance from MCLR Low or Watchdog Timer Reset	0.68	0.72	1.2	μS	_		
SY20	Twdt1	Watchdog Timer Time-out Period	—		_	ms	See Section 21.4 "Watch- dog Timer (WDT)" and LPRC parameter F21a (Table 24-20).		
SY30	Tost	Oscillator Start-up Time		1024 Tosc			Tosc = OSC1 period		

**Note 1:** These parameters are characterized but not tested in manufacturing.

**2:** Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

#### FIGURE 24-5: TIMER1, 2 AND 3 EXTERNAL CLOCK TIMING CHARACTERISTICS



#### TABLE 24-23: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS<sup>(1)</sup>

AC CH	ARACTERIS	TICS		(unles	andard Operating Conditions: 3.0V to 3.6V nless otherwise stated) perating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param No.	Symbol	Charao	cteristic		Min.	Тур.	Max.	Units	Conditions		
TA10	ТтхН	TxCK High Time	Synchro no pres		Tcy + 20		—	ns	Must also meet parameter		
			Synchro with pre		(Tcy + 20)/N	_	—	ns	TA15 N = prescale value (1, 8, 64,		
			Asynch	ronous	20	—	—	ns	256)		
TA11	TTXL	TxCK Low Time	Synchro no pres		Tcy + 20		—	ns	Must also meet parameter		
			Synchro with pre		(TCY + 20)/N	_	—	ns	TA15 N = prescale		
			Asynch	ronous	s 20 -		—	ns	value (1, 8, 64, 256)		
TA15	ΤτχΡ	TxCK Input Period	Synchro no pres		2 Tcy + 40		—	ns	—		
			Synchro with pre		Greater of: 40 ns or (2 TCY + 40)/N	_	_	_	N = prescale value (1, 8, 64, 256)		
			Asynch	ronous	40		—	ns	—		
OS60	FT1	quency Range	setting bit, TCS		DC		50	kHz	_		
TA20	TCKEXTMRL	Delay from Ex Clock Edge to Increment		СК	0.75 Tcy + 40		1.75 Tcy + 40		—		


Note 1: Timer1 is a Type A timer.


АС СНА	ARACTERIS	TICS	(L	$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Symbol Characteristi				Min.	Тур.	Max.	Units	Conditions	
TB10	ТтхН	TxCK High Time	Synchron	ious	Greater of: 20 ns or (Tcy + 20)/N	_	_	ns	Must also meet parameter TB15 N = prescale value (1, 8, 64, 256)	
TB11	ΤτxL	TxCK Low Time	Synchron	nous	Greater of: 20 ns or (Tcy + 20)/N	_		ns	Must also meet parameter TB15 N = prescale value (1, 8, 64, 256)	
TB15	ΤτχΡ	TxCK Input Period	Synchron	nous	Greater of: 40 ns or (2 TCY + 40)/N	_		ns	N = prescale value (1, 8, 64, 256)	
TB20	TCKEXTMRL	Delay from E Clock Edge Increment		кСК	0.75 Tcy + 40	_	1.75 Tcy + 40	ns	—	

#### TABLE 24-24: TIMER2 EXTERNAL CLOCK TIMING REQUIREMENTS

#### TABLE 24-25: TIMER3 EXTERNAL CLOCK TIMING REQUIREMENTS

				Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Param No. Symbol Characteristic				Min	Тур	Max	Units	Conditions	
TC10	ТтхН	TxCK High Time	Synchronou	s TCY + 20	—	—	ns	Must also meet parameter TC15	
TC11	ΤτxL	TxCK Low Time	Synchronou	s Tcy + 20	—	—	ns	Must also meet parameter TC15	
TC15	ΤτχΡ	TxCK Input Period	Synchronou with prescal		—	—	ns	—	
TC20	TC20 TCKEXTMRL Delay from External T Clock Edge to Timer Increment			0.75 Tcy + 40	_	1.75 Tcy + 40	_	—	






#### TABLE 24-26: INPUT CAPTURE TIMING REQUIREMENTS

AC CHARACTERISTICS			(unless otherwis	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$							
Param No.	Symbol	Characte	ristic <sup>(1)</sup>	tic <sup>(1)</sup> Min Max U							
IC10	TccL	ICx Input Low Time	No prescaler	0.5 Tcy + 20	_	ns	—				
			With prescaler	10	_	ns					
IC11	TccH	ICx Input High Time	No prescaler	0.5 Tcy + 20	—	ns	—				
			With prescaler	10	—	ns					
IC15 TccP ICx Input Period				(Tcy + 40)/N	—	ns	N = prescale value (1, 4, 16)				

Note 1: These parameters are characterized but not tested in manufacturing.

#### FIGURE 24-7: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS




#### TABLE 24-27: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

АС СНА				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур	Max	Units	Conditions			
OC10	TccF	OCx Output Fall Time	—	_	_	ns	See parameter DO32			
OC11	TccR	OCx Output Rise Time	— — — ns See parameter DO31							

**Note 1:** These parameters are characterized but not tested in manufacturing.

### FIGURE 24-8: OC/PWM MODULE TIMING CHARACTERISTICS




#### TABLE 24-28: SIMPLE OC/PWM MODE TIMING REQUIREMENTS


AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min Typ Max Units Condition					
OC15	Tfd	Fault Input to PWM I/O Change	— — Tcy + 20 ns —					
OC20         TFLT         Fault Input Pulse Width         TCY + 20         —         —         ns         —								

**Note 1:** These parameters are characterized but not tested in manufacturing.

#### FIGURE 24-9: HIGH-SPEED PWM MODULE FAULT TIMING CHARACTERISTICS



#### FIGURE 24-10: HIGH-SPEED PWM MODULE TIMING CHARACTERISTICS



#### TABLE 24-29: HIGH-SPEED PWM MODULE TIMING REQUIREMENTS

AC CHARACTERISTICS			(unless	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур	Max	Units	Conditions			
MP10	TFPWM	PWM Output Fall Time	_	2.5	—	ns	—			
MP11	TRPWM	PWM Output Rise Time	—	2.5	_	ns	—			
MP20	Tfd	Fault Input ↓ to PWM I/O Change	—		15	ns	_			
MP30	Тғн	Minimum PWM Fault Pulse Width	8	_	_	ns	DTC<10> = 10			
MP31	TPDLY	Tap Delay	1.04	—	—	ns	ACLK = 120 MHz			
MP32	ACLK	PWM Input Clock	—	_	120	MHz	See Note 2			


Note 1: These parameters are characterized but not tested in manufacturing.

2: This parameter is a maximum allowed input clock for the PWM module.

#### TABLE 24-30: SPIx MAXIMUM DATA/CLOCK RATE SUMMARY

AC CHARAG	CTERISTICS		(unless otherwise	tandard Operating Conditions: 3.0V to 3.6V inless otherwise stated) perating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended					
Maximum Data Rate	Master Transmit Only (Half-Duplex)	Master Transmit/Receive (Full-Duplex)	Slave Transmit/Receive (Full-Duplex)	CKE	СКР	SMP			
15 Mhz	Table 24-31	—	_	0,1	0,1	0,1			
9 Mhz	—	Table 24-32	—	1	0,1	1			
9 Mhz	—	Table 24-33	—	0	0,1	1			
15 Mhz	—	—	Table 24-34	1	0	0			
11 Mhz	_	_	Table 24-35	1	1	0			
15 Mhz	_	_	Table 24-36	0	1	0			
11 Mhz	_	_	Table 24-37	0	0	0			

## FIGURE 24-11: SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY CKE = 0) TIMING CHARACTERISTICS



## FIGURE 24-12: SPIX MASTER MODE (HALF-DUPLEX, TRANSMIT ONLY CKE = 1) TIMING CHARACTERISTICS




TABLE 24-31: SPIx MAS	STER MODE (HALF-DUPLE	X, TRANSMIT ONLY)	TIMING REQUIREMENTS
-----------------------	-----------------------	-------------------	---------------------


			(unless	$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур <sup>(2)</sup>	Max	Units	Conditions		
SP10	TscP	Maximum SCK Frequency	—	_	15	MHz	See Note 3		
SP20	TscF	SCKx Output Fall Time	_	—	_	ns	See parameter DO32 and Note 4		
SP21	TscR	SCKx Output Rise Time	_	_	_	ns	See parameter DO31 and Note 4		
SP30	TdoF	SDOx Data Output Fall Time	_		_	ns	See parameter DO32 and Note 4		
SP31	TdoR	SDOx Data Output Rise Time	_		—	ns	See parameter DO31 and Note 4		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—		
SP36	TdiV2scH, TdiV2scL	SDOx Data Output Setup to First SCKx Edge	30		_	ns	—		

**Note 1:** These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

**3:** The minimum clock period for SCKx is 66.7 ns. Therefore, the clock generated in Master mode must not violate this specification.

**4:** Assumes 50 pF load on all SPIx pins.



## FIGURE 24-13: SPIX MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = X, SMP = 1) TIMING CHARACTERISTICS

## TABLE 24-32:SPIX MASTER MODE (FULL-DUPLEX, CKE = 1, CKP = x, SMP = 1) TIMING<br/>REQUIREMENTS


AC CHA	RACTERIST	īcs	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур <sup>(2)</sup>	Max	Units	Conditions		
SP10	TscP	Maximum SCK Frequency	—		9	MHz	See Note 3		
SP20	TscF	SCKx Output Fall Time	—	—	_	ns	See parameter DO32 and Note 4		
SP21	TscR	SCKx Output Rise Time	—	—	_	ns	See parameter DO31 and Note 4		
SP30	TdoF	SDOx Data Output Fall Time	—	—	_	ns	See parameter DO32 and Note 4		
SP31	TdoR	SDOx Data Output Rise Time	—	—	_	ns	See parameter DO31 and Note 4		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	_		
SP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	—	—	ns	_		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	—		ns	_		
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	—		ns	—		

**Note 1:** These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

- **3:** The minimum clock period for SCKx is 111 ns. The clock generated in Master mode must not violate this specification.
- 4: Assumes 50 pF load on all SPIx pins.





### TABLE 24-33:SPIX MASTER MODE (FULL-DUPLEX, CKE = 0, CKP = x, SMP = 1) TIMING<br/>REQUIREMENTS


AC CHA	RACTERIST	ICS	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур <sup>(2)</sup>	Max	Units	Conditions		
SP10	TscP	Maximum SCK Frequency		_	9	MHz	-40°C to +125°C and see <b>Note 3</b>		
SP20	TscF	SCKx Output Fall Time	_	—	_	ns	See parameter DO32 and <b>Note 4</b>		
SP21	TscR	SCKx Output Rise Time	_	-	_	ns	See parameter DO31 and <b>Note 4</b>		
SP30	TdoF	SDOx Data Output Fall Time	_	-	_	ns	See parameter DO32 and <b>Note 4</b>		
SP31	TdoR	SDOx Data Output Rise Time	_	—	_	ns	See parameter DO31 and <b>Note 4</b>		
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	_	6	20	ns	_		
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	-	_	ns	—		
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30			ns			
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30			ns	_		

**Note 1:** These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

**3:** The minimum clock period for SCKx is 111 ns. The clock generated in Master mode must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.



## FIGURE 24-15: SPIX SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0) TIMING CHARACTERISTICS

## TABLE 24-34:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 0, SMP = 0) TIMING<br/>REQUIREMENTS


AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min Typ <sup>(2)</sup> Max			Units	Conditions	
SP70	TscP	Maximum SCK Input Frequency			15	MHz	See Note 3	
SP72	TscF	SCKx Input Fall Time	—	_	—	ns	See parameter DO32 and Note 4	
SP73	TscR	SCKx Input Rise Time	—	_	—	ns	See parameter DO31 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time	—	_	—	ns	See parameter DO32 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	—		_	ns	See parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—	
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30		_	ns	—	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30		_	ns	—	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_	_	ns	—	
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx $\uparrow$ or SCKx Input	120		_	ns	—	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance <sup>(4)</sup>	10	_	50	ns	—	
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 TCY + 40	—	_	ns	See Note 4	
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	—	_	50	ns	—	


Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

**3:** The minimum clock period for SCKx is 66.7 ns. Therefore, the SCK clock generated by the Master must not violate this specification.

**4:** Assumes 50 pF load on all SPIx pins.





## TABLE 24-35:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 1, CKP = 1, SMP = 0) TIMING<br/>REQUIREMENTS


AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур <sup>(2)</sup>	Max	Units	Conditions	
SP70	TscP	Maximum SCK Input Frequency	_		11	MHz	See Note 3	
SP72	TscF	SCKx Input Fall Time	—			ns	See parameter DO32 and Note 4	
SP73	TscR	SCKx Input Rise Time				ns	See parameter DO31 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time	_		_	ns	See parameter DO32 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	—	_	_	ns	See parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—	
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30	_	_	ns	—	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30	_	_	ns	—	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30	_	_	ns	—	
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx $\uparrow$ or SCKx Input	120		_	ns	—	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance <sup>(4)</sup>	10	—	50	ns	—	
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 TCY + 40	_		ns	See Note 4	
SP60	TssL2doV	SDOx Data Output Valid after SSx Edge	—		50	ns	—	

**Note 1:** These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

**3:** The minimum clock period for SCKx is 91 ns. Therefore, the SCK clock generated by the Master must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.



# FIGURE 24-17: SPIX SLAVE MODE (FULL-DUPLEX CKE = 0, CKP = 1, SMP = 0) TIMING CHARACTERISTICS

## TABLE 24-36:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 1, SMP = 0) TIMING<br/>REQUIREMENTS


AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol	Symbol Characteristic <sup>(1)</sup> Min Typ <sup>(2)</sup>		Max	Units	Conditions		
SP70	TscP	Maximum SCK Input Frequency	_		15	MHz	See Note 3	
SP72	TscF	SCKx Input Fall Time	—			ns	See parameter DO32 and Note 4	
SP73	TscR	SCKx Input Rise Time	—	_	_	ns	See parameter DO31 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time	_		_	ns	See parameter DO32 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	—	_	_	ns	See parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—	
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30			ns	—	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30			ns	—	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30			ns	—	
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx $\uparrow$ or SCKx Input	120	—	_	ns	—	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance <sup>(4)</sup>	10	—	50	ns	—	
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 Tcy + 40	_		ns	See Note 4	

Note 1: These parameters are characterized, but are not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

**3:** The minimum clock period for SCKx is 66.7 ns. Therefore, the SCK clock generated by the Master must not violate this specification.

**4:** Assumes 50 pF load on all SPIx pins.



# FIGURE 24-18: SPIX SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0) TIMING CHARACTERISTICS

## TABLE 24-37:SPIX SLAVE MODE (FULL-DUPLEX, CKE = 0, CKP = 0, SMP = 0) TIMING<br/>REQUIREMENTS


AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Symbol Characteristic <sup>(1)</sup> Min		Min	Тур <sup>(2)</sup>	Max	Units	Conditions	
SP70	TscP	Maximum SCK Input Frequency	—		11	MHz	See Note 3	
SP72	TscF	SCKx Input Fall Time	_			ns	See parameter DO32 and Note 4	
SP73	TscR	SCKx Input Rise Time	—	_	_	ns	See parameter DO31 and Note 4	
SP30	TdoF	SDOx Data Output Fall Time	—	_	_	ns	See parameter DO32 and Note 4	
SP31	TdoR	SDOx Data Output Rise Time	—	_	_	ns	See parameter DO31 and Note 4	
SP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	6	20	ns	—	
SP36	TdoV2scH, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	30			ns	—	
SP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	30			ns	—	
SP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	30			ns	—	
SP50	TssL2scH, TssL2scL	$\overline{SSx} \downarrow$ to SCKx $\uparrow$ or SCKx Input	120	—	_	ns	_	
SP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance <sup>(4)</sup>	10	—	50	ns	—	
SP52	TscH2ssH TscL2ssH	SSx after SCKx Edge	1.5 TCY + 40	_		ns	See Note 4	

Note 1: These parameters are characterized, but are not tested in manufacturing.


2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

**3:** The minimum clock period for SCKx is 91 ns. Therefore, the SCK clock generated by the Master must not violate this specification.

4: Assumes 50 pF load on all SPIx pins.








AC CHARACTERISTICS				$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq T_A \leq +85^\circ C \mbox{ for Industrial} \\ & -40^\circ C \leq T_A \leq +125^\circ C \mbox{ for Extended} \end{array}$					
Param No.	Symbol TLO:SCL	Characteristic		Min <sup>(1)</sup>	Max	Units	Conditions		
IM10		Clock Low Time	100 kHz mode	Tcy/2 (BRG + 1)	—	μS	_		
			400 kHz mode	Tcy/2 (BRG + 1)	_	μS	_		
			1 MHz mode <sup>(2)</sup>	Tcy/2 (BRG + 1)	_	μS	_		
IM11	THI:SCL	Clock High Time	100 kHz mode	Tcy/2 (BRG + 1)	_	μS	_		
			400 kHz mode	Tcy/2 (BRG + 1)	_	μS	_		
			1 MHz mode <sup>(2)</sup>	Tcy/2 (BRG + 1)	_	μS	_		
IM20	TF:SCL	SDAx and SCLx	100 kHz mode	_	300	ns	CB is specified to be		
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 pF to 400 pF		
			1 MHz mode <sup>(2)</sup>	_	100	ns			
IM21	TR:SCL	SDAx and SCLx	100 kHz mode	—	1000	ns	CB is specified to be		
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	from 10 pF to 400 pF		
			1 MHz mode <sup>(2)</sup>	—	300	ns			
IM25	TSU:DAT	Data Input Setup Time	100 kHz mode	250	_	ns	_		
			400 kHz mode	100	_	ns	_		
			1 MHz mode <sup>(2)</sup>	40	_	ns	_		
IM26	THD:DAT	Data Input Hold Time	100 kHz mode	0	_	μS	_		
			400 kHz mode	0	0.9	μS	_		
			1 MHz mode <sup>(2)</sup>	0.2	_	μS	_		
IM30	TSU:STA	Start Condition Setup Time	100 kHz mode	Tcy/2 (BRG + 1)	_	μS	Only relevant for		
			400 kHz mode	Tcy/2 (BRG + 1)	_	μS	Repeated Start condition		
			1 MHz mode <sup>(2)</sup>	Tcy/2 (BRG + 1)	_	μS			
IM31	THD:STA	Start Condition Hold Time	100 kHz mode	Tcy/2 (BRG + 1)	_	μS	After this period the		
			400 kHz mode	Tcy/2 (BRG + 1)	_	μS	first clock pulse is		
			1 MHz mode <sup>(2)</sup>	Tcy/2 (BRG + 1)	_	μS	generated		
IM33	Τςυ:ςτο	Stop Condition	100 kHz mode	Tcy/2 (BRG + 1)	_	μS	_		
		Setup Time	400 kHz mode	Tcy/2 (BRG + 1)	—	μS	—		
			1 MHz mode <sup>(2)</sup>	Tcy/2 (BRG + 1)	—	μS	—		
IM34	THD:STO	Stop Condition	100 kHz mode	Tcy/2 (BRG + 1)	—	ns	—		
		Hold Time	400 kHz mode	Tcy/2 (BRG + 1)	—	ns	—		
			1 MHz mode <sup>(2)</sup>	Tcy/2 (BRG + 1)	_	ns	_		
IM40	TAA:SCL	CL Output Valid From Clock	100 kHz mode		3500	ns	—		
			400 kHz mode	—	1000	ns	—		
			1 MHz mode <sup>(2)</sup>	—	400	ns	—		
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	—	μS	Time the bus must be		
			400 kHz mode	1.3	_	, μS	free before a new		
			1 MHz mode <sup>(2)</sup>	0.5	_	, μS	transmission can start		
IM50	Св	Bus Capacitive L	oading	_	400	pF	—		
IM51	TPGD	Pulse Gobbler De		65	390	ns	See Note 3		

#### TABLE 24-38: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)


Note 1: BRG is the value of the I<sup>2</sup>C<sup>™</sup> Baud Rate Generator. Refer to Section 19. "Inter-Integrated Circuit (I<sup>2</sup>C<sup>™</sup>)" (DS70195) in the "dsPIC33F/PIC24H Family Reference Manual".

2: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

**3:** Typical value for this parameter is 130 ns.







AC CHA	RACTERI	STICS		$\begin{array}{l} \mbox{Standard Operating Conditions: 3.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param.	Symbol	Charac	teristic	Min	Max	Units	Conditions		
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7	—	μS	Device must operate at a minimum of 1.5 MHz		
			400 kHz mode	1.3	—	μS	Device must operate at a minimum of 10 MHz		
			1 MHz mode <sup>(1)</sup>	0.5		μS	—		
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0	_	μS	Device must operate at a minimum of 1.5 MHz		
			400 kHz mode	0.6	—	μS	Device must operate at a minimum of 10 MHz		
			1 MHz mode <sup>(1)</sup>	0.5		μS	—		
IS20	TF:SCL	SDAx and SCLx	100 kHz mode	—	300	ns	CB is specified to be from		
		Fall Time	400 kHz mode	20 + 0.1 Св	300	ns	10 pF to 400 pF		
			1 MHz mode <sup>(1)</sup>	—	100	ns			
IS21	TR:SCL	SDAx and SCLx	100 kHz mode	—	1000	ns	CB is specified to be from		
		Rise Time	400 kHz mode	20 + 0.1 Св	300	ns	10 pF to 400 pF		
			1 MHz mode <sup>(1)</sup>	—	300	ns			
IS25	TSU:DAT	Data Input	100 kHz mode	250		ns	—		
		Setup Time	400 kHz mode	100		ns	—		
			1 MHz mode <sup>(1)</sup>	100		ns	—		
IS26	THD:DAT	Data Input	100 kHz mode	0		μs	—		
		Hold Time	400 kHz mode	0	0.9	μs	—		
			1 MHz mode <sup>(1)</sup>	0	0.3	μs	—		
IS30	TSU:STA	Start Condition	100 kHz mode	4.7		μs	Only relevant for Repeated		
		Setup Time	400 kHz mode	0.6		μs	Start condition		
			1 MHz mode <sup>(1)</sup>	0.25		μS			
IS31	THD:STA	Start Condition	100 kHz mode	4.0		μS	After this period, the first		
		Hold Time	400 kHz mode	0.6		μS	clock pulse is generated		
			1 MHz mode <sup>(1)</sup>	0.25		μS			
IS33	TSU:STO	Stop Condition	100 kHz mode	4.7	_	μS			
		Setup Time	400 kHz mode	0.6		μS	—		
			1 MHz mode <sup>(1)</sup>	0.6		μS	—		
IS34	THD:STO	Stop Condition	100 kHz mode	4000		ns	—		
		Hold Time	400 kHz mode	600	_	ns			
			1 MHz mode <sup>(1)</sup>	250		ns	—		
IS40	TAA:SCL	Output Valid	100 kHz mode	0	3500	ns	—		
		From Clock	400 kHz mode	0	1000	ns	—		
			1 MHz mode <sup>(1)</sup>	0	350	ns	—		
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	_	μS	Time the bus must be free		
			400 kHz mode	1.3	_	μS	before a new transmission		
			1 MHz mode <sup>(1)</sup>	0.5	_	μS	can start		
IS50	Св	Bus Capacitive Lo	ading	—	400	pF			

#### TABLE 24-39: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

AC CHARACTERISTICS			$\begin{tabular}{lllllllllllllllllllllllllllllllllll$						
Param No.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions		
			Device S	upply					
AD01	AVdd	Module VDD Supply	—	_			AVDD is internally con- nected to VDD. See parame- ter (DC10) in Table 24-4		
AD02	AVss	Module Vss Supply	—	_	—	-	AVss is internally connected to Vss		
			Analog	Input					
AD10	VINH-VINL	Full-Scale Input Span	Vss	—	Vdd	V	—		
AD11	Vin	Absolute Input Voltage	AVss	_	AVdd	V	—		
AD12	IAD	Operating Current	_	8	_	mA	—		
AD13	—	Leakage Current	—	±0.6		μA	VINL = AVSS = 0V, AVDD = 3.3V Source Impedance = $100\Omega$		
AD17	Rin	Recommended Impedance Of Analog Voltage Source	—	—	100	Ω	—		
			curacy (	@ 1.5 MSP					
AD20A	Nr	Resolution		10 data	bits		—		
AD21A	INL	Integral Nonlinearity	-0.5	-0.3/+0.5	+1.2	LSb			
AD22A	DNL	Differential Nonlinearity	-0.9	±0.6	+0.9	LSb	—		
AD23A	Gerr	Gain Error	13	15	22	LSb			
AD24A	EOFF	Offset Error	6	7	8	LSb	—		
AD25A	_	Monotonicity <sup>(1)</sup>	—	_		—	Guaranteed		
			curacy	@ 1.7 MSP:					
AD20B	Nr	Resolution		10 data	bits		—		
AD21B		Integral Nonlinearity	-0.5	-0.4/+1.1	+1.8	LSb	—		
AD22B	DNL	Differential Nonlinearity	-1.0	±1.0	+1.5	LSb	—		
AD23B	Gerr	Gain Error	13	15	22	LSb	—		
AD24B	EOFF	Offset Error	6	7	8	LSb	—		
AD25B	—	Monotonicity <sup>(1)</sup>		—	—	—	Guaranteed		
			curacy	@ 2.0 MSP					
AD20C		Resolution		10 data	bits		—		
AD21C		Integral Nonlinearity	-0.8	-0.5/+1.8	+2.8	LSb	—		
AD22C		Differential Nonlinearity	-1.0	-1.0/+1.8	+2.8	LSb	—		
AD23C		Gain Error	14	16	23	LSb	—		
AD24C	EOFF	Offset Error	6	7	8	LSb	—		
AD25C	—	Monotonicity <sup>(1)</sup>	—	—	_	—	Guaranteed		
			amic Per	formance		T	1		
AD30	THD	Total Harmonic Distortion	—	-73		dB	—		
AD31	SINAD	Signal to Noise and Distortion	—	58	—	dB	—		
AD32	SFDR	Spurious Free Dynamic Range	—	-73		dB	—		
AD33	Fnyq	Input Signal Bandwidth	—	—	1	MHz	—		
AD34	ENOB	Effective Number of Bits		9.4		bits			

#### TABLE 24-40: 10-BIT HIGH-SPEED ADC MODULE SPECIFICATIONS

**Note 1:** The analog-to-digital conversion result never decreases with an increase in input voltage, and has no missing codes.

2: Module is functional at VBOR < VDD < VDDMIN, but with degraded performance. Module functionality is tested but not characterized.


TABLE 24-41:	10-BIT HIGH-SPEED ADC MODULE TIMING REQUIREMENTS

АС СН	ARACTER	Standard Operating Conditions (see Note 2): 3.0V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Indu $-40^{\circ}C \le TA \le +125^{\circ}C$ for Ex			≤ +85°C for Industrial			
Param No.	Symbol	Characteristic	Min.	Typ <sup>(1)</sup>	Max.	Units	Conditions	
-	Clock Parameters							
AD50b	TAD	ADC Clock Period	35.8	—	—	ns	—	
		Con	version F	Rate				
AD55b	tCONV	Conversion Time		14 Tad			—	
AD56b	FCNV	Throughput Rate						
		Devices with Single SAR		—	2.0	Msps	—	
		Devices with Dual SARs		—	4.0	Msps	—	
		Timin	g Param	eters				
AD63b	tdpu	Time to Stabilize Analog Stage from ADC Off to ADC On <sup>(1)</sup>	1.0	—	10	μS	—	

Note 1: These parameters are characterized but not tested in manufacturing.

**2:** Module is functional at VBOR < VDD < VDDMIN, but with degraded performance. Module functionality is tested but not characterized.

#### FIGURE 24-23: ANALOG-TO-DIGITAL CONVERSION TIMING PER INPUT



DC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions (see Note 2): 3.0V to 3.6V} \\ \mbox{Operating temperature: } -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$						
Param. No.	Symbol	Characteristic	Min	Тур	Мах	Units	Comments		
CM10	VIOFF	Input Offset Voltage	-58	+14/-40	66	mV			
CM11	VICM	Input Common Mode Voltage Range <sup>(1)</sup>	0	—	AVDD - 1.5	V	_		
CM12	Vgain	Open Loop Gain <sup>(1)</sup>	90	—	—	db	—		
CM13	CMRR	Common Mode Rejection Ratio <sup>(1)</sup>	70	—	—	db	_		
CM14	Tresp	Large Signal Response	21	30	49	ns	V+ input step of 100 mv while V- input held at AVDD/2. Delay measured from analog input pin to PWM output pin.		

Note 1: Parameters are for design guidance only and are not tested in manufacturing.

**2:** Module is functional at VBOR < VDD < VDDMIN, but with degraded performance. Module functionality is tested but not characterized.

TABLE 24-43:	DAC MODULE SPECIFICATIONS
--------------	---------------------------

AC and	DC CHAR	ACTERISTICS	Standard Operating Conditions (see Note 2): 3.0V to Operating temperature: $-40^{\circ}C \le Ta \le +85^{\circ}C$ for Industr $-40^{\circ}C \le Ta \le +125^{\circ}C$ for Extended				
Param. No.	Symbol	Characteristic	Min	Тур	Мах	Units	Comments
DA01	EXTREF	External Voltage Reference <sup>(1)</sup>	0		AVDD - 1.6	V	—
DA08	INTREF	Internal Voltage Reference <sup>(1)</sup>	1.25	1.32	1.41	V	—
DA02	CVRES	Resolution	10		Bits	—	
DA03	INL	Integral Nonlinearity Error	-7	-1	+7	LSB	AVDD = 3.3V, DACREF = (AVDD/2)V
DA04	DNL	Differential Nonlinearity Error	-5	-0.5	+5	LSB	—
DA05	EOFF	Offset Error	0.4	-0.8	2.6	%	—
DA06	EG	Gain Error	0.4	-1.8	5.2	%	—
DA07	TSET	Settling Time <sup>(1)</sup>	711	1551	2100	nsec	Measured when range = 1 (high range), and CMREF<9:0> transi- tions from 0x1FF to 0x300.

Note 1: Parameters are for design guidance only and are not tested in manufacturing.

2: Module is functional at VBOR < VDD < VDDMIN, but with degraded performance. Module functionality is tested but not characterized.

DC CHARACTERISTICS			Standard Operating Conditions (see Note 1): 3.0V to 3.6V Operating temperature: $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param. No.	Symbol	Characteristic	Min	Тур	Мах	Units	Comments		
DA10	RLOAD	Resistive Output Load Impedance	ЗК		—	Ω	—		
DA11	CLOAD	Output Load Capacitance	—	20	35	pF	—		
DA12	Ιουτ	Output Current Drive Strength	-1740	±1400	+1770	μA	Sink and source		
DA13	VRANGE	Full Output Drive Strength Voltage Range	Avss + 250 mV		AVDD – 900 mV	V	_		
DA14	VLRANGE	Output Drive Voltage Range at Reduced Current Drive of 50 μA	AVss + 50 mV	_	AVDD – 500 mV	V	_		
DA15	IDD	Current Consumed when Module is Enabled, High-Power Mode	369	626	948	μΑ	Module will always consume this current even if no load is connected to the output		
DA16	ROUTON	Output Impedance when Module is Enabled	—	1200	—	Ω	—		

#### TABLE 24-44: DAC OUTPUT BUFFER DC SPECIFICATIONS

**Note 1:** Module is functional at VBOR < VDD < VDDMIN, but with degraded performance. Module functionality is tested but not characterized.

NOTES:

# 25.0 HIGH TEMPERATURE ELECTRICAL CHARACTERISTICS

This section provides an overview of dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 electrical characteristics for devices operating in an ambient temperature range of -40°C to +150°C.

#### Note: Programming of the Flash memory is not allowed above 125°C.

The specifications between -40°C to +150°C are identical to those shown in **Section 24.0 "Electrical Characteristics"** for operation between -40°C to +125°C, with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, parameter DC10 in **Section 24.0 "Electrical Characteristics"** is the Industrial and Extended temperature equivalent of HDC10.

Absolute maximum ratings for the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 high temperature devices are listed below. Exposure to these maximum rating conditions for extended periods can affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

## Absolute Maximum Ratings<sup>(1)</sup>

Ambient temperature under bias <sup>(3)</sup>	40°C to +150°C
Storage temperature	
Voltage on VDD with respect to VSS	
Voltage on any pin that is not 5V tolerant with respect to Vss <sup>(4)</sup>	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when $VDD < 3.0V^{(4)}$	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when VDD $\geq 3.0V^{(4)}$	0.3V to 5.6V
Maximum current out of Vss pin	60 mA
Maximum current into Vod pin <sup>(2)</sup>	60 mA
Maximum junction temperature	+155°C
Maximum current sourced/sunk by any 4x I/O pin	4 mA
Maximum current sourced/sunk by any 8x I/O pin	8 mA
Maximum current sourced/sunk by any 16x I/O pin	16 mA
Maximum current sunk by all ports combined	180 mA
Maximum current sourced by all ports combined <sup>(2)</sup>	180 mA

- **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" can cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods can affect device reliability.
  - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 25-2).
  - 3: AEC-Q100 reliability testing for devices intended to operate at 150°C is 1,000 hours. Any design in which the total operating time from 125°C to 150°C will be greater than 1,000 hours is not warranted without prior written approval from Microchip Technology Inc.
  - 4: Refer to the "Pin Diagrams" section for 5V tolerant pins.

#### 25.1 High Temperature DC Characteristics

#### TABLE 25-1: OPERATING MIPS VS. VOLTAGE

	VDD Range	Temperature Range	Max MIPS	
Characteristic	(in Volts)	(in °C)	dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04	
	3.0V to 3.6V <sup>(1)</sup>	-40°C to +150°C	20	

**Note 1:** Overall functional device operation at VBORMIN < VDD < VDDMIN is tested but not characterized. All device analog modules such as the ADC, etc., will function but with degraded performance below VDDMIN. Refer to BO10 in Table 24-11 for BOR values.

#### TABLE 25-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
High Temperature Devices					
Operating Junction Temperature Range	TJ	-40	—	+155	°C
Operating Ambient Temperature Range	TA	-40	—	+150	°C
Power Dissipation: Internal chip power dissipation: $PINT = VDD x (IDD - \Sigma IOH)$ I/O Pin Power Dissipation: $I/O = \Sigma (\{VDD - VOH\} x IOH) + \Sigma (VOL x IOL)$	PD	ł	Pint + Pi∕c	)	W
Maximum Allowed Power Dissipation	PDMAX	(	TJ - TA)/θJ	A	W

#### TABLE 25-3: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature						
Parameter No.	Symbol	Characteristic	Min Typ Max Units Conditions						
Operating V	Voltage								
HDC10	Supply Voltage								
	Vdd	—	3.0 3.3 3.6 V -40°C to +150°C						

#### TABLE 25-4: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACT	ERISTICS		(unless oth	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature			
Parameter No.	Typical <sup>(1)</sup>	Мах	Units	Conditions			
Power-Down (	Current (IPD)	(2,4)					
HDC60e	1000	2000	μΑ	+150°C	3.3V	Base Power-Down Current	
HDC61c	100	110	μA	+150°C 3.3V Watchdog Timer Current: \(\Delta\)IWDT <sup>(3)</sup>			

Note 1: Data in the Typical column is at 3.3V, +25°C unless otherwise stated.

2: IPD (Sleep) current is measured as follows:

- CPU core is off, oscillator is configured in EC mode and external clock active, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)
- CLKO is configured as an I/O input pin in the Configuration word
- · All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- All peripheral modules are disabled (PMDx bits are all ones)
- The VREGS bit (RCON<8>) = 0 (i.e., core regulator is set to stand-by while the device is in Sleep mode)
- JTAG disabled
- **3:** The ∆ current is the additional current consumed when the WDT module is enabled. This current should be added to the base IPD current.
- 4: These currents are measured on the device containing the most memory in this family.

DC CHA	RACTER	ISTICS	Standar (unless Operatir	otherwi	se state	ed)	:: <b>3.0V to 3.6V</b> ≦ TA ≤ +150°C for High rature
Param.	Symbol	Characteristic	Min.	Тур.	Max.	Units	Conditions
		Output Low Voltage I/O Pins: 4x Sink Driver Pins - RA0-RA2, RB0-RB2, RB5-RB10, RB15, RC1, RC2, RC9, RC10		_	0.4	V	IoL ≤ 3.6 mA, VDD = 3.3V See <b>Note 1</b>
DO10	Vol	Output Low Voltage I/O Pins: 8x Sink Driver Pins - RC0, RC3- RC8, RC11-RC13	_	_	0.4	V	$\begin{array}{l} \text{IOL} \leq 6 \text{ mA, VDD} = 3.3\text{V} \\ \text{See } \textbf{Note 1} \end{array}$
		<b>Output Low Voltage</b> I/O Pins: 16x Sink Driver Pins - RA3, RA4, RB3, RB4, RB11-RB14	—	_	0.4	V	$\label{eq:IOL} \begin{array}{l} IOL \leq 12 \mbox{ mA, VDD} = 3.3 V \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ $
DO20 Vон	Output High Voltage I/O Pins: 4x Source Driver Pins - RA0- RA2, RB0-RB2, RB5-RB10, RB15, RC1, RC2, RC9, RC10	2.4	_	_	V	IoL ≥ -4 mA, VDD = 3.3V See <b>Note 1</b>	
	Vон	Output High Voltage I/O Pins: 8x Source Driver Pins - RC0, RC3-RC8, RC11-RC13	2.4	_	_	V	IoL ≥ -8 mA, VDD = 3.3V See <b>Note 1</b>
		Output High Voltage I/O Pins: 16x Source Driver Pins - RA3, RA4, RB3, RB4, RB11-RB14	2.4	_	_	V	IoL ≥ -16 mA, VDD = 3.3V See <b>Note 1</b>
		Output High Voltage I/O Pins:	1.5	_	_		IOH ≥ -3.9 mA, VDD = 3.3V See <b>Note 1</b>
		4x Source Driver Pins - RA0- RA2, RB0-RB2, RB5-RB10,	2.0	_	—	V	IOH ≥ -3.7 mA, VDD = 3.3V See <b>Note 1</b>
		RB15, RC1, RC2, RC9, RC10	3.0	_	_		$\begin{array}{l} \text{IOH} \geq \text{-2 mA, VDD} = 3.3\text{V} \\ \text{See Note 1} \end{array}$
		Output High Voltage 8x Source Driver Pins - RC0,	1.5	_	_		IOH ≥ -7.5 mA, VDD = 3.3V See <b>Note 1</b>
DO20A	Vон1	RC3-RC8, RC11-RC13	2.0	_	_	V	IOH ≥ -6.8 mA, VDD = 3.3V See <b>Note 1</b>
			3.0		_		IOH ≥ -3 mA, VDD = 3.3V See <b>Note 1</b>
		Output High Voltage	1.5	_	_		IOH ≥ -15 mA, VDD = 3.3V See <b>Note 1</b>
		16x Source Driver Pins - RA3, RA4, RB3, RB4, RB11-RB14	2.0	_	_	V	IOH ≥ -14 mA, VDD = 3.3V See <b>Note 1</b>
			3.0	-	—		IOH ≥ -7 mA, VDD = 3.3V See <b>Note 1</b>

## TABLE 25-5: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Parameters are characterized, but not tested.

#### TABLE 25-6: DC CHARACTERISTICS: PROGRAM MEMORY

DC CHARACTERISTICS			(unless	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature				
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min Typ Max Units			Units	Conditions	
		Program Flash Memory						
HD130	Eр	Cell Endurance	10,000	—	—	E/W	-40°C to +150°C <sup>(2)</sup>	
HD134	TRETD	Characteristic Retention	20 — —			Year	1000 E/W cycles or less and no other specifications are violated	

Note 1: These parameters are assured by design, but are not characterized or tested in manufacturing.

**2:** Programming of the Flash memory is not allowed above 125°C.

#### 25.2 AC Characteristics and Timing Parameters


The information contained in this section defines dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/ X04 AC characteristics and timing parameters for high temperature devices. However, all AC timing specifications in this section are the same as those in **Section 31.2** "AC Characteristics and Timing **Parameters**", with the exception of the parameters listed in this section.

Parameters in this section begin with an H, which denotes High temperature. For example, parameter OS53 in Section 31.2 "AC Characteristics and Timing Parameters" is the Industrial and Extended temperature equivalent of HOS53.

#### TABLE 25-7: TEMPERATURE AND VOLTAGE SPECIFICATIONS – AC

AC CHARACTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)
	$\begin{array}{llllllllllllllllllllllllllllllllllll$

#### FIGURE 25-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



#### TABLE 25-8: PLL CLOCK TIMING SPECIFICATIONS

	AC TERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature					
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions
HOS53	DCLK	CLKO Stability (Jitter) <sup>(1)</sup>	-5	0.5	5	%	Measured over 100 ms period

**Note 1:** These parameters are characterized, but are not tested in manufacturing.

-	AC TERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature					-
Param No.	Symbol	Characteristic <sup>(1)</sup> Min Typ Max Units C				Conditions	
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge		10	25	ns	_
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	28	_	—	ns	_
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	35		—	ns	_

#### TABLE 25-9:SPIX MASTER MODE (CKE = 0) TIMING REQUIREMENTS

Note 1: These parameters are characterized but not tested in manufacturing.

#### TABLE 25-10: SPIX MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS

	AC CTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature					
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min	Тур	Max	Units	Conditions
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge	—	10	25	ns	_
HSP36	TdoV2sc, TdoV2scL	SDOx Data Output Setup to First SCKx Edge	35	—	_	ns	_
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	28	—	_	ns	_
HSP41		Hold Time of SDIx Data Input to SCKx Edge	35	—		ns	—

**Note 1:** These parameters are characterized but not tested in manufacturing.

CHARA	AC CTERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature					
Param No.	Symbol	Characteristic <sup>(1)</sup> Min Typ Max		Units	Conditions		
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge		_	35	ns	_
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	25	_		ns	_
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	25	—	_	ns	—
HSP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	15	—	55	ns	See Note 2

#### TABLE 25-11: SPIX MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS

**Note 1:** These parameters are characterized but not tested in manufacturing.

**2:** Assumes 50 pF load on all SPIx pins.

#### TABLE 25-12: SPIX MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS

-	AC TERISTICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +150^{\circ}C$ for High Temperature					
Param No.	Symbol	Characteristic <sup>(1)</sup> Mi		Тур	Max	Units	Conditions
HSP35	TscH2doV, TscL2doV	SDOx Data Output Valid after SCKx Edge		_	35	ns	
HSP40	TdiV2scH, TdiV2scL	Setup Time of SDIx Data Input to SCKx Edge	25		_	ns	_
HSP41	TscH2diL, TscL2diL	Hold Time of SDIx Data Input to SCKx Edge	25		_	ns	_
HSP51	TssH2doZ	SSx ↑ to SDOx Output High-Impedance	15	_	55	ns	See Note 2
HSP60	TssL2doV	<u>SDO</u> x Data Output Valid after SSx Edge	_	_	55	ns	

Note 1: These parameters are characterized but not tested in manufacturing.

**2:** Assumes 50 pF load on all SPIx pins.

# 26.0 50 MIPS ELECTRICAL CHARACTERISTICS

This section provides an overview of dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 electrical characteristics for devices operating at 50 MIPS.

The specifications for 50 MIPS are identical to those shown in **Section 24.0** "Electrical Characteristics", with the exception of the parameters listed in this section.

Parameters in this section begin with the letter "M", which denotes 50 MIPS operation. For example, parameter DC29a in **Section 24.0** "Electrical Characteristics", is the up to 40 MIPS operation equivalent of MDC29a.

Absolute maximum ratings for the dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 50 MIPS devices are listed below. Exposure to these maximum rating conditions for extended periods can affect device reliability. Functional operation of the device at these or any other conditions above the parameters indicated in the operation listings of this specification is not implied.

# Absolute Maximum Ratings<sup>(1)</sup>

Ambient temperature under bias	40°C to +85°C
Storage temperature	-65°C to +150°C
Voltage on VDD with respect to VSS	-0.3V to +4.0V
Voltage on any pin that is not 5V tolerant, with respect to Vss <sup>(3)</sup>	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss, when Vdd $\ge 3.0V^{(3)}$	-0.3V to +5.6V
Voltage on any 5V tolerant pin with respect to Vss, when $VDD < 3.0V^{(3)}$	0.3V to (VDD + 0.3V)
Maximum current out of Vss pin	
Maximum current into Vod pin <sup>(2)</sup>	
Maximum current sourced/sunk by any 4x I/O pin	
Maximum current sourced/sunk by any 8x I/O pin	
Maximum current sourced/sunk by any 16x I/O pin	
Maximum current sunk by all ports	
Maximum current sourced by all ports <sup>(2)</sup>	

# **Note 1:** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

2: Maximum allowable current is a function of device maximum power dissipation (see Table 24-2).

3: See the "Pin Diagrams" section for 5V tolerant pins.

#### 26.1 DC Characteristics

#### TABLE 26-1: OPERATING MIPS VS. VOLTAGE

	VDD Range Temp Range		Max MIPS
Characteristic	VDD Range (in Volts)	(in °C)	dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04
	3.0-3.6∨ <sup>(1)</sup>	-40°C to +85°C	50

**Note 1:** Overall functional device operation at VBORMIN < VDD < VDDMIN is tested but not characterized. All device analog modules such as the ADC, etc., will function but with degraded performance below VDDMIN. Refer to BO10 in Table 24-11 for BOR values.

#### TABLE 26-2: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

DC CHARA	CTERISTIC	S	(unless ot	herwise state	,	to 3.6V 85°C for Industrial			
Parameter No.	Typical	Мах	Units	Conditions					
Operating C	urrent (IDD)	) <sup>(1)</sup>							
MDC29d	105	125	mA	-40°C					
MDC29a	105	125	mA	+25°C	3.3V	50 MIPS See <b>Note 1</b>			
MDC29b	105	125	mA	+85°C	1				

**Note 1:** IDD is primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows:

• Oscillator is configured in EC mode with PLL, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

- CLKO is configured as an I/O input pin in the Configuration word
- All I/O pins are configured as inputs and pulled to Vss
- $\overline{\text{MCLR}}$  = VDD, WDT and FSCM are disabled
- CPU, SRAM, program memory and data memory are operational
- No peripheral modules are operating; however, every peripheral is being clocked (all PMDx bits are zeroed)
- CPU executing while(1) statement
- JTAG disabled

#### TABLE 26-3: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

DC CHARACT	ERISTICS		Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Parameter No.	Typical	Max	Units	Conditions				
Idle Current (II	DLE): Core Of	f Clock On E	Base Current <sup>(</sup>	1)				
MDC45d	64	105	mA	-40°C				
MDC45a	64	105	mA	+25°C	3.3V	50 MIPS		
MDC45b	64	105	mA	+85°C	1			

**Note 1:** Base Idle current (IIDLE) is measured as follows:

• CPU core is off, oscillator is configured in EC mode and external clock active, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)

- CLKO is configured as an I/O input pin in the Configuration word
- All I/O pins are configured as inputs and pulled to Vss
- MCLR = VDD, WDT and FSCM are disabled
- No peripheral modules are operating; however, every peripheral is being clocked (all PMDx bits are zeroed)
- The NVMSIDL bit (NVMCON<12>) = 1 (i.e., Flash regulator is set to stand-by while the device is in Idle mode)
- JTAG disabled

DC CHARACTERI	STICS	Standard Operating Conditions: 3.0V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Parameter No.	Doze Ratio	Units	Conditions				
MDC74a	80	105	1:2	mA			
MDC74f	65	105	1:64	mA	-40°C	3.3V	50 MIPS
MDC74g	65	105	1:128	mA			
MDC75a	81	105	1:2	mA			
MDC75f	65	105	1:64	mA	+25°C	3.3V	50 MIPS
MDC75g	65	105	1:128	mA			
MDC76a	81	105	1:2	mA			
MDC76f	65	105	1:64	mA	+85°C	3.3V	50 MIPS
MDC76g	65	105	1:128	mA			

#### TABLE 26-4: DC CHARACTERISTICS: DOZE CURRENT (IDOZE)

**Note 1:** primarily a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDOZE measurements are as follows:

 Oscillator is configured in EC mode and external clock active, OSC1 is driven with external square wave from rail-to-rail (EC clock overshoot/undershoot < 250 mV required)</li>

• CLKO is configured as an I/O input pin in the Configuration word

• All I/O pins are configured as inputs and pulled to Vss

• MCLR = VDD, WDT and FSCM are disabled

• CPU, SRAM, program memory and data memory are operational

 No peripheral modules are operating; however, every peripheral is being clocked (all PMDx bits are zeroed)

• CPU executing while(1) statement

• JTAG disabled

# 26.2 AC Characteristics and Timing Parameters

This section defines dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 AC characteristics and timing parameters for 50 MIPS devices.

			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Symb	Characteristic	Min Typ <sup>(1)</sup> Max Units Conditi					
MOS10	FIN	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC	_	50	MHz	EC	
		Oscillator Crystal Frequency	3.5	—	10	MHz	XT	
			10	—	50	MHz	HS	
MOS20	Tosc	Tosc = 1/Fosc	10	_	DC	ns	—	
MOS25	Тсү	Instruction Cycle Time <sup>(2)</sup>	20	—	DC	ns	—	

#### TABLE 26-5: EXTERNAL CLOCK TIMING REQUIREMENTS

Note 1: Data in "Typ" column is at 3.3V, +25°C unless otherwise stated.

2: Instruction cycle period (TCY) equals two times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

AC CHA	RACTERIST	ICS	(	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Param No.	Symbol	Chara	Characteristic		Min	Тур	Max	Units	Conditions	
MTA10	ТтхН	xH TxCK High Time	Synchron no presca		Tcy + 15		—	ns	Must also meet parameter TA15.	
			Synchron with prese		(Tcy + 15)/N		—	ns	value (1, 8, 64, 256)	
			Asynchro	nous	15	—	—	ns		
MTA11	ΤτxL	TxCK Low Time	Synchron no presca		(Tcy + 15)	—	—	ns	Must also meet parameter TA15.	
			Synchron with prese		(Tcy + 10)/N	_	—	ns	N = prescale value	
			Asynchro	nous	15		—	ns	(1, 8, 64, 256)	
MTA15	ΤτχΡ	TTXP TxCK Input Period	Synchron no presca		2 Tcy + 30		—	ns	—	
			Synchron with prese		Greater of: 40 ns or (2 TcY + 30)/N	_	—	—	N = prescale value (1, 8, 64, 256)	
			Asynchro	nous	30	_	—	ns	—	
MOS60	Ft1	Input freque (oscillator er	SOSCI/T1CK Oscillator Input frequency Range (oscillator enabled by set- ting bit TCS (T1CON<1>))		DC		50	kHz	_	
MTA20	TCKEXTMRL	Delay from I Clock Edge ment			0.75 Tcy + 30		1.75 Tcy + 30	—	—	

## TABLE 26-6: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS<sup>(1)</sup>

**Note 1:** Timer1 is a Type A.

AC CHA	AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Symbol	Charae	cteristic <sup>(1</sup>	1)	Min	Тур	Max	Units	Conditions
MTB10	TtxH	TxCK High Time	Synchro mode	nous	Greater of: 15 or (Tcy + 15)/N	_	_	ns	Must also meet parameter TB15 N = prescale value (1, 8, 64, 256)
MTB11	TtxL	TxCK Low Time	Synchro mode	nous	Greater of: 15 or (Tcy + 15)/N		_	ns	Must also meet parameter TB15 N = prescale value (1, 8, 64, 256)
MTB15	TtxP	TxCK Input Period	Synchro mode	nous	Greater of: 40 or (2 TcY + 30)/N	_	_	ns	N = prescale value (1, 8, 64, 256)
MTB20	TCKEXTMRL	Delay from Clock Edge Increment			0.75 Tcy + 30		1.75 Tcy + 30	ns	—

#### TABLE 26-7: TIMER2 EXTERNAL CLOCK TIMING REQUIREMENTS

Note 1: These parameters are characterized, but are not tested in manufacturing.

#### TABLE 26-8: TIMER3 EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHA	RACTERIST	TICS	(unl	Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Param No.	Symbol	Characteristic <sup>(1)</sup>		Min	Тур	Max	Units	Conditions		
MTC10	TtxH	TxCK High Time	Synchronous	Tcy + 10	—	_	ns	Must also meet parameter TC15		
MTC11	TtxL	TxCK Low Time	Synchronous	Tcy + 10	—	—	ns	Must also meet parameter TC15		
MTC15	TtxP	TxCK Input Period	Synchronous with prescale	·	—	—	ns	—		
MTC20	TCKEXTMRL		Delay from External TxCK Clock Edge to Timer			1.75 Tcy + 20	ns	—		

Note 1: These parameters are characterized, but are not tested in manufacturing.


#### TABLE 26-9: SIMPLE OC/PWM MODE TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 3.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Symbol	Characteristic <sup>(1)</sup>	Min Typ Max Units Conditions					
MOC15	Tfd	Fault Input to PWM I/O Change	—	—	Tcy + 10	ns	_	
MOC20	TFLT	Fault Input Pulse Width	TCY + 10		—	ns	_	


**Note 1:** These parameters are characterized but not tested in manufacturing.


# 27.0 DC AND AC DEVICE CHARACTERISTICS GRAPHS


Note: The graphs provided following this note are a statistical summary based on a limited number of samples and are provided for design guidance purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore, outside the warranted range.
















TYPICAL IPD CURRENT @ VDD = 3.3V





# FIGURE 27-10: TYPICAL lidle CURRENT @ Vdd = 3.3V




**FIGURE 27-7:** 

DS70318F-page 349







# 28.0 PACKAGING INFORMATION


# 28.1 Package Marking Information

18-Lead SOIC (.300")



Example

Example



#### 28-Lead SOIC






#### 28-Lead SPDIP




Example



Legend	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ((e3)) can be found on the outer packaging for this package.
Note:		licrochip part number cannot be marked on one line, it is carried over to the next imiting the number of available characters for customer-specific information.


## 28.1 Package Marking Information (Continued)



#### 28.2 Package Details

#### 18-Lead Plastic Small Outline (SO) – Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
Dimens	ion Limits	MIN	NOM	MAX	
Number of Pins	N	18			
Pitch	е		1.27 BSC		
Overall Height	Α	-	-	2.65	
Molded Package Thickness	A2	2.05	-	-	
Standoff §	A1	0.10	-	0.30	
Overall Width	E	10.30 BSC			
Molded Package Width	E1	7.50 BSC			
Overall Length	D	11.55 BSC			
Chamfer (optional)	h	0.25	-	0.75	
Foot Length	L	0.40	-	1.27	
Footprint	L1		1.40 REF		
Foot Angle	¢	0°	-	8°	
Lead Thickness	С	0.20	_	0.33	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.


Microchip Technology Drawing C04-051B


#### 28-Lead Plastic Small Outline (SO) – Wide, 7.50 mm Body [SOIC]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging









	Units	MILLIMETERS				
	Dimension Limits	MIN	NOM	MAX		
Number of Pins	N		28			
Pitch	e		1.27 BSC			
Overall Height	A	-	-	2.65		
Molded Package Thickness	A2	2.05	-	-		
Standoff §	A1	0.10	-	0.30		
Overall Width	E	10.30 BSC				
Molded Package Width	E1	7.50 BSC				
Overall Length	D	17.90 BSC				
Chamfer (optional)	h	0.25	-	0.75		
Foot Length	L	0.40	-	1.27		
Footprint	L1		1.40 REF			
Foot Angle Top	φ	0°	-	8°		
Lead Thickness	С	0.18	-	0.33		
Lead Width	b	0.31	-	0.51		
Mold Draft Angle Top	α	5°	-	15°		
Mold Draft Angle Bottom	β	5°	-	15°		

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.


- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-052B

#### 28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		INCHES	
Dimensio	on Limits	MIN	NOM	MAX
Number of Pins	Ν		28	
Pitch	е		.100 BSC	
Top to Seating Plane	А	_	-	.200
Molded Package Thickness	A2	.120	.135	.150
Base to Seating Plane	A1	.015	-	-
Shoulder to Shoulder Width	Е	.290	.310	.335
Molded Package Width	E1	.240	.285	.295
Overall Length	D	1.345	1.365	1.400
Tip to Seating Plane	L	.110	.130	.150
Lead Thickness	С	.008	.010	.015
Upper Lead Width	b1	.040	.050	.070
Lower Lead Width	b	.014	.018	.022
Overall Row Spacing §	eB	-	-	.430

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.


3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.

Dimensioning and tolerancing per ASME Y14.5M.
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B

# 28-Lead Plastic Quad Flat, No Lead Package (MM) – 6x6x0.9 mm Body [QFN-S] with 0.40 mm Contact Length

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Dim	Dimension Limits		NOM	MAX	
Number of Pins	N	28			
Pitch	е	0.65 BSC			
Overall Height	А	0.80 0.90 1.00			
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Width	E	6.00 BSC			
Exposed Pad Width	E2	3.65	3.70	4.70	
Overall Length	D	6.00 BSC			
Exposed Pad Length	D2	3.65	3.70	4.70	
Contact Width	b	0.23	0.38	0.43	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	К	0.20	-	-	

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.


3. Dimensioning and tolerancing per ASME Y14.5M.


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-124B

# 28-Lead Plastic Quad Flat, No Lead Package (MM) – 6x6x0.9 mm Body [QFN-S] with 0.40 mm Contact Length





Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	E	0.65 BSC			
Optional Center Pad Width	W2			4.70	
Optional Center Pad Length	T2			4.70	
Contact Pad Spacing	C1		6.00		
Contact Pad Spacing	C2		6.00		
Contact Pad Width (X28)	X1			0.40	
Contact Pad Length (X28)	Y1			0.85	
Distance Between Pads	G	0.25			

#### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2124A

#### 44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	Units		MILLIMETERS		
Dimensio	on Limits	MIN	NOM	MAX	
Number of Pins	Ν	44			
Pitch	е	0.65 BSC			
Overall Height	А	0.80 0.90 1.00			
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Width	E	8.00 BSC			
Exposed Pad Width	E2	6.30	6.45	6.80	
Overall Length	D	8.00 BSC			
Exposed Pad Length	D2	6.30	6.45	6.80	
Contact Width	b	0.25	0.30	0.38	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	К	0.20	_	_	

#### Notes:


1. Pin 1 visual index feature may vary, but must be located within the hatched area.

- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
    - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-103B

#### 44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS			
Dimension Limits		MIN	NOM	MAX	
Contact Pitch	E	0.65 BSC			
Optional Center Pad Width	W2			6.80	
Optional Center Pad Length	T2			6.80	
Contact Pad Spacing	C1		8.00		
Contact Pad Spacing	C2		8.00		
Contact Pad Width (X44)	X1			0.35	
Contact Pad Length (X44)	Y1			0.80	
Distance Between Pads	G	0.25			

#### Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2103A

#### 44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Dimensi	ion Limits	MIN	NOM	MAX	
Number of Leads	Ν	44			
Lead Pitch	е	0.80 BSC			
Overall Height	А	-	-	1.20	
Molded Package Thickness	A2	0.95	1.00	1.05	
Standoff	A1	0.05	-	0.15	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1	1.00 REF			
Foot Angle	φ	0°	3.5°	7°	
Overall Width	E	12.00 BSC			
Overall Length	D	12.00 BSC			
Molded Package Width	E1	10.00 BSC			
Molded Package Length	D1	10.00 BSC			
Lead Thickness	С	0.09	_	0.20	
Lead Width	b	0.30	0.37	0.45	
Mold Draft Angle Top	α	11°	12°	13°	
Mold Draft Angle Bottom	β	11°	12°	13°	

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B

## dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04

## 44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



## RECOMMENDED LAND PATTERN

Units		MILLIM	ETERS	
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.80 BSC	
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X44)	X1			0.55
Contact Pad Length (X44)	Y1			1.50
Distance Between Pads	G	0.25		


Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2076A


## 44-Lead Thermal Leadless Array Package (TL) – 6x6x0.9 mm Body with Exposed Pad [TLA]




Microchip Technology Drawing C04-157B Sheet 1 of 2

## 44-Lead Thermal Leadless Array Package (TL) – 6x6x0.9 mm Body with Exposed Pad [TLA]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





DETAIL A

	Units	N	<b>IILLIMETER</b>	S
Dimension	Limits	MIN	NOM	MAX
Number of Pins	Ν		44	
Number of Pins per Side	ND		12	
Number of Pins per Side	NE		10	
Pitch	е		0.50 BSC	
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.025	-	0.075
Overall Width	Е		6.00 BSC	
Exposed Pad Width	E2	4.40 4.55 4.70		4.70
Overall Length	D	6.00 BSC		
Exposed Pad Length	D2	4.40	4.55	4.70
Contact Width	b	0.20	0.25	0.30
Contact Length	L	0.20	0.25	0.30
Contact-to-Exposed Pad	K	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-157B Sheet 2 of 2

NOTES:

## APPENDIX A: REVISION HISTORY

## **Revision A (January 2008)**

This is the initial revision of this document.

## **Revision B (June 2008)**

This revision includes minor typographical and formatting changes throughout the data sheet text. In addition, redundant information was removed that is now available in the respective chapters of the *dsPIC33F/PIC24H Family Reference Manual*, which can be obtained from the Microchip website (www.microchip.com).

The major changes are referenced by their respective section in the following table.

Section Name	Update Description
"High-Performance, 16-bit Digital Signal Controllers"	Moved location of Note 1 (RPn pin) references (see "Pin Diagrams").
Section 3.0 "Memory Organization"	Updated CPU Core Register map SFR reset value for CORCON (see Table 3-1).
	Removed Interrupt Controller Register Map SFR IPC29 and updated reset values for IPC0, IPC1, IPC14, IPC16, IPC23, IPC24, IPC27, and IPC28 (see Table 3-5).
	Removed Interrupt Controller Register Map SFR IPC24 and IPC29 and updated reset values for IPC0, IPC1, IPC2, IPC14, IPC16, IPC23, IPC27, and IPC28 (see Table 3-6).
	Removed Interrupt Controller Register Map SFR IPC24 and updated reset values for IPC1, IPC2, IPC4, IPC14, IPC16, IPC23, IPC24, IPC27, and IPC28 (see Table 3-7).
	Updated Interrupt Controller Register Map SFR reset values for IPC1, IPC14, IPC16, IPC23, IPC24, IPC27, and IPC28 (see Table 3-8).
	Updated Interrupt Controller Register Map SFR reset values for IPC1, IPC14, IPC16, IPC23, IPC24, IPC25, IPC26, IPC27, IPC28, and IPC29 (see Table 3-9).
	Updated Interrupt Controller Register Map SFR reset values for IPC1, IPC4, IPC14, IPC16, IPC23, IPC24, IPC25, IPC26, IPC27, IPC28, and IPC29 (see Table 3-10).
	Added SFR definitions for RPOR16 and RPOR17 (see Table 3-34, Table 3-35, and Table 3-36).
	Updated bit definitions for PORTA, PORTB, and PORTC SFRs (ODCA, ODCB, and ODCC) (see Table 3-37, Table 3-38, Table 3-39, and Table 3-40).
	Updated bit definitions and reset value for System Control Register map SFR CLKDIV (see Table 3-41).
	Added device-specific information to title of PMD Register Map (see Table 3-47).
	Added device-specific PMD Register Maps (see Table 3-46, Table 3-45, and Table 3-43).

### TABLE A-1:MAJOR SECTION UPDATES

Section Name	Update Description
Section 7.0 "Oscillator	Removed the first sentence of the third clock source item (External Clock) in
Configuration"	Section 7.1.1 "System Clock sources"
	Updated the default bit values for DOZE and FRCDIV in the Clock Divisor
	Register (see Register 7-2).
Section 8.0 "Power-Saving Features"	Added the following six registers:
Teatures	<ul> <li>"PMD1: Peripheral Module Disable Control Register 1"</li> <li>"PMD2: Peripheral Module Disable Control Register 2"</li> </ul>
	<ul> <li>PMD2: Peripheral Module Disable Control Register 2</li> <li>"PMD3: Peripheral Module Disable Control Register 3"</li> </ul>
	<ul> <li>"PMD4: Peripheral Module Disable Control Register 4"</li> </ul>
	"PMD6: Peripheral Module Disable Control Register 6"
	"PMD7: Peripheral Module Disable Control Register 7"
Section 9.0 "I/O Ports"	Added paragraph and Table 9-1 to <b>Section 9.1.1 "Open-Drain</b> <b>Configuration</b> ", which provides details on I/O pins and their functionality.
	Removed 9.1.2 "5V Tolerance".
	Updated MUX range and removed virtual pin details in Figure 9-2.
	Updated PWM Input Name descriptions in Table 9-1.
	Added Section 9.4.2.3 "Virtual Pins".
	Updated bit values in all Peripheral Pin Select Input Registers (see Register 9-1 through Register 9-14).
	Updated bit name information for Peripheral Pin Select Output Registers RPOR16 and RPOR17 (see Register 9-30 and Register 9-31).
	<ul> <li>Added the following two registers:</li> <li>"RPOR16: Peripheral Pin Select Output Register 16"</li> <li>"RPOR17: Peripheral Pin Select Output Register 17"</li> </ul>
	<ul> <li>Removed the following sections:</li> <li>9.4.2 "Available Peripherals"</li> <li>9.4.3.2 "Virtual Input Pins"</li> <li>9.4.3.4 "Peripheral Mapping"</li> <li>9.4.5 "Considerations for Peripheral Pin Selection" (and all subsections)</li> </ul>
Section 14.0 "High-Speed PWM"	Added Note 1 (remappable pin reference) to Figure 14-1.
	Added Note 2 (Duty Cycle resolution) to PWM Master Duty Cycle Register (Register 14-5), PWM Generator Duty Cycle Register (Register 14-7), and PWM Secondary Duty Cycle Register (Register 14-8).
	Added Note 2 and Note 3 and updated bit information for CLSRC and FLTSRC in the PWM Fault Current-Limit Control Register (Register 14-15).
Section 15.0 "Serial Peripheral Interface (SPI)"	Removed the following sections, which are now available in the related section of the dsPIC33F/PIC24H Family Reference Manual: • 15.1 "Interrupts"
	15.2 "Receive Operations"
	15.3 "Transmit Operations"
	15.4 "SPI Setup" (retained Figure 15-1: SPI Module Block Diagram)

## TABLE A-1: MAJOR SECTION UPDATES (CONTINUED)

Section Name	Update Description
Section 16.0 "Inter-Integrated Circuit (I <sup>2</sup> C™)"	Removed the following sections, which are now available in the related section of the dsPIC33F/PIC24H Family Reference Manual:
	<ul> <li>16.3 "I<sup>2</sup>C Interrupts"</li> </ul>
	• 16.4 "Baud Rate Generator" (retained Figure 16-1: I <sup>2</sup> C Block Diagram)
	<ul> <li>16.5 "I<sup>2</sup>C Module Addresses</li> </ul>
	<ul> <li>16.6 "Slave Address Masking"</li> </ul>
	16.7 "IPMI Support"
	<ul> <li>16.8 "General Call Address Support"</li> </ul>
	<ul> <li>16.9 "Automatic Clock Stretch"</li> </ul>
	<ul> <li>16.10 "Software Controlled Clock Stretching (STREN = 1)"</li> </ul>
	16.11 "Slope Control"
	16.12 "Clock Arbitration"
	16.13 "Multi-Master Communication, Bus Collision, and Bus Arbitration
Section 17.0 "Universal	Removed the following sections, which are now available in the related
Asynchronous Receiver Transmitter	section of the dsPIC33F/PIC24H Family Reference Manual:
(UART)"	17.1 "UART Baud Rate Generator"
	17.2 "Transmitting in 8-bit Data Mode
	17.3 "Transmitting in 9-bit Data Mode
	<ul> <li>17.4 "Break and Sync Transmit Sequence"</li> </ul>
	17.5 "Receiving in 8-bit or 9-bit Data Mode"
	<ul> <li>17.6 "Flow Control Using UxCTS and UxRTS Pins"</li> </ul>
	17.7 "Infrared Support"
	Removed IrDA references and Note 1, and updated the bit and bit value descriptions for UTXINV (UxSTA<14>) in the UARTx Status and Control Register (see Register 17-2).
Section 18.0 "High-Speed 10-bit Analog-to-Digital Converter (ADC)"	Updated bit value information for Analog-to-Digital Control Register (see Register 18-1).
	Updated TRGSRC6 bit value for Timer1 period match in the Analog-to- Digital Convert Pair Control Register 3 (see Register 18-8).

## TABLE A-1: MAJOR SECTION UPDATES (CONTINUED)

Section Name	Update Description
Section 23.0 "Electrical	Updated Typ values for Thermal Packaging Characteristics (Table 23-3).
Characteristics"	Removed Typ value for DC Temperature and Voltage Specifications parameter DC12 (Table 23-4).
	Updated all Typ values and conditions for DC Characteristics: Operating Current (IDD), updated last sentence in Note 2 (Table 23-5).
	Updated all Typ values for DC Characteristics: Idle Current (IIDLE) (see Table 23-6).
	Updated all Typ values for DC Characteristics: Power Down Current (IPD) (see Table 23-7).
	Updated all Typ values for DC Characteristics: Doze Current (IDOZE) (see Table 23-8).
	Added Note 4 (reference to new table containing digital-only and analog pin information, as well as Current Sink/Source capabilities) in the I/O Pin Input Specifications (Table 23-9).
	Updated Max value for BOR electrical characteristics parameter BO10 (see Table 23-11).
	Swapped Min and Typ values for Program Memory parameters D136 and D137 (Table 23-12).
	Updated Typ values for Internal RC Accuracy parameter F20 and added Extended temperature range to table heading (see Table 23-19).
	Removed all values for Reset, Watchdog Timer, Oscillator Start-up Timer, and Power-up Timer parameter SY20 and updated conditions, which now refers to <b>Section 20.4</b> " <b>Watchdog Timer (WDT)</b> " and LPRC parameter F21a (see Table 23-22).
	Added specifications to High-Speed PWM Module Timing Requirements for Tap Delay (Table 23-29).
	Updated Min and Max values for 10-bit High-Speed Analog-to-Digital Module parameters AD01 and AD11 (see Table 23-36).
	Updated Max value and unit of measure for DAC AC Specification (see Table 23-40).

## TABLE A-1: MAJOR SECTION UPDATES (CONTINUED)

## Revision C and D (March 2009)

This revision includes minor typographical and formatting changes throughout the data sheet text.

Global changes include:

- Changed all instances of OSCI to OSC1 and OSCO to OSC2
- Changed all instances of PGCx/EMUCx and PGDx/EMUDx (where x = 1, 2, or 3) to PGECx and PGEDx
- Changed all instances of VDDCORE and VDDCORE/ VCAP to VCAP/VDDCORE

Other major changes are referenced by their respective section in the following table.

Section Name	Update Description
"High-Performance, 16-bit Digital	Added "Application Examples" to list of features
Signal Controllers"	Updated all pin diagrams to denote the pin voltage tolerance (see <b>"Pin Diagrams"</b> ).
	Added Note 2 to the 28-Pin QFN-S and 44-Pin QFN pin diagrams, which references pin connections to Vss.
Section 1.0 "Device Overview"	Added ACMP1-ACMP4 pin names and Peripheral Pin Select capability column to Pinout I/O Descriptions (see Table 1-1).
Section 2.0 "Guidelines for Getting Started with 16-bit Digital Signal Controllers"	Added new section to the data sheet that provides guidelines on getting started with 16-bit Digital Signal Controllers.
Section 3.0 "CPU"	Updated CPU Core Block Diagram with a connection from the DSP Engine to the Y Data Bus (see Figure 3-1).
	Vertically extended the X and Y Data Bus lines in the DSP Engine Block Diagram (see Figure 3-3).
Section 4.0 "Memory Organization"	Updated Reset value for ADCON in Table 4-25.
	Removed reference to dsPIC33FJ06GS102 devices in the PMD Register Map and updated bit definitions for PMD1 and PMD6, and removed PMD7 (see Table 4-43).
	Added a new PMD Register Map, which references dsPIC33FJ06GS102 devices (see Table 4-44).
	Updated RAM stack address and SPLIM values in the third paragraph of Section 4.2.6 "Software Stack"
	Removed Section 4.2.7 "Data Ram Protection Feature".
Section 5.0 "Flash Program Memory"	Updated <b>Section 5.3 "Programming Operations"</b> with programming time formula.

### TABLE A-2: MAJOR SECTION UPDATES

Section Name	Update Description
Section 8.0 "Oscillator Configuration"	Added Note 2 to the Oscillator System Diagram (see Figure 8-1).
Comgutation	Added a paragraph regarding FRC accuracy at the end of <b>Section 8.1.1</b> " <b>System Clock Sources</b> ".
	Added Note 1 and Note 2 to the OSCON register (see Register ).
	Added Note 1 to the OSCTUN register (see Register 8-4).
	Added Note 3 to Section 8.4.2 "Oscillator Switching Sequence".
Section 10.0 "I/O Ports"	Removed Table 9-1 and added reference to pin diagrams for I/O pin availability and functionality.
	Added paragraph on ADPCFG register default values to <b>Section 10.3</b> "Configuring Analog Port Pins".
	Added Note box regarding PPS functionality with input mapping to <b>Section 10.6.2.1 "Input Mapping</b> ".
Section 15.0 "High-Speed PWM"	Updated Note 2 in the PTCON register (see Register 15-1).
	Added Note 4 to the PWMCONx register (see Register 15-6).
	Updated Notes for the PHASEx and SPHASEx registers (see Register 15-9 and Register 15-10, respectively).
Section 16.0 "Serial Peripheral Interface (SPI)"	Added Note 2 and Note 3 to the SPIxCON1 register (see Register 16-2).
Section 18.0 "Universal	Updated the Notes in the UxMode register (see Register 18-1).
Asynchronous Receiver Transmitter (UART)"	Updated the UTXINV bit settings in the UxSTA register and added Note 1 (see Register 18-2).
Section 19.0 "High-Speed 10-bit Analog-to-Digital Converter (ADC)"	Updated the SLOWCLK and ADCS<2:0> bit settings and updated Note 1in the ADCON register (see Register 19-1).
	Removed all notes in the ADPCFG register and replaced them with a single note (see Register 19-4).
	Updated the SWTRGx bit settings in the ADCPCx registers (see Register 19-5, Register 19-6, Register 19-7, and Register 19-8).

## TABLE A-2: MAJOR SECTION UPDATES (CONTINUED)

Section Name	Update Description
Section 24.0 "Electrical Characteristics"	Updated Typical values for Thermal Packaging Characteristics (see Table 24-3).
	Updated Min and Max values for parameter DC12 (RAM Data Retention Voltage) and added Note 4 (see Table 24-4).
	Updated Characteristics for I/O Pin Input Specifications (see Table 24-9).
	Added ISOURCE to I/O Pin Output Specifications (see Table 24-10).
	Updated Program Memory values for parameters 136, 137, and 138 (renamed to 136a, 137a, and 138a), added parameters 136b, 137b, and 138b, and added Note 2 (see Table 24-12).
	Added parameter OS42 (GM) to the External Clock Timing Requirements (see Table 24-16).
	Updated Conditions for symbol TPDLY (Tap Delay) and added symbol ACLK (PWM Input Clock) to the High-Speed PWM Module Timing Requirements (see Table 24-29).
	Updated parameters AD01 and AD02 in the 10-bit High-Speed Analog-to- Digital Module Specifications (see Table 24-36).
	Updated parameters AD50b, AD55b, and AD56b, and removed parameters AD57b and AD60b from the 10-bit High-Speed Analog-to-Digital Module Timing Requirements (see Table 24-37).

### TABLE A-2: MAJOR SECTION UPDATES (CONTINUED)

## **Revision E (December 2009)**

The revision includes the following global update:

• Added Note 2 to the shaded table that appears at the beginning of each chapter. This new note provides information regarding the availability of registers and their associated bits

This revision also includes minor typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in the following table.

Section Name	Update Description
"16-bit Microcontrollers and Digital Signal Controllers (up to 16 KB Flash and up to 2 KB SRAM) with High- Speed PWM, ADC and Comparators"	Changed CN6 to CN5 on pin 16 of dsPIC33FJ16GS502 28-pin SPDIP, SOIC pin diagram.
Section 2.0 "Guidelines for Getting Started with 16-bit Digital Signal Controllers"	Removed the 10 Ohm resistor from Figure 2-1.
Section 4.0 "Memory Organization"	Renamed bit 13 of the REFOCON SFR in the System Control Register Map from ROSIDL to ROSSLP and changed the All Resets value from '0000' to '2300' for the ACLKCON SFR (see 4-41).
Section 8.0 "Oscillator Configuration"	Updated the default reset values from R/W-0 to R/W-1 for the SELACLK and APSTSCLR<2:0> bits in the ACLKCON register (see Register 8-5). Renamed the ROSIDL bit to ROSSLP in the REFOCON register (see
	Register 8-6).
Section 9.0 "Power-Saving Features"	Updated the last paragraph of <b>Section 9.2.2</b> " <b>Idle Mode</b> " to clarify when instruction execution begins.
	Added Note 1 to the PMD1 register (see Register 9-1).
Section 10.0 "I/O Ports"	Changed the reference to digital-only pins to 5V tolerant pins in the second paragraph of <b>Section 10.2</b> " <b>Open-Drain Configuration</b> ".
Section 15.0 "High-Speed PWM"	Updated the smallest pulse width value from 0x0008 to 0x0009 in Note 1 of the shaded note that follows the MDC register (see Register 15-5).
	Updated the smallest pulse width value from 0x0008 to 0x0009 and the maximum pulse width value from 0x0FFEF to 0x0008 in Note 2 of the shaded note that follows the PDCx and SDCx registers (see Register 15-7 and Register 15-8).
	Added Note 2 and updated the FLTDAT<1:0> and CLDAT<1:0> bits, changing the word 'data' to 'state' in the IOCONx register (see Register 15-14).
Section 18.0 "Universal Asynchronous Receiver Transmitter (UART)"	Updated the two baud rate range features to: 10 Mbps to 38 bps at 40 MIPS.
Section 19.0 "High-Speed 10-bit	Updated Note 1 in the ADCPC0 register (see Register 19-5).
Analog-to-Digital Converter (ADC)"	Updated Note 3 in the ADCPC1 register (see Register 19-6).
	Updated Note 2 in the ADCPC2 and ADCPC3 registers (see Register 19-7 and Register 19-8).

Section Name	Update Description
Section 21.0 "Special Features"	Updated the second paragraph and removed the fourth paragraph in <b>Section 21.1 "Configuration Bits"</b> .
	Updated the Device Configuration Register Map (see Table 21-1).
Section 24.0 "Electrical Characteristics"	Updated the Absolute Maximum Ratings for high temperature and added Note 4.
	Updated Idle Current (IIDLE) Typical values in Table 24-6.
	Updated the Typ and Max values for parameter DI50 in the I/O Pin Input Specifications table (see Table 24-9).
	Updated the Typ and Max values for parameter DO10 and DO27 and the Min and Typ values for parameter DO20 in the I/O Pin Output Specifications (see Table 24-10).
	Added parameter numbers to the Auxiliary PLL Clock Timing Specifications (see Table 24-18).
	Added parameters numbers and updated the Internal RC Accuracy Min, Typ, and Max values (see Table 24-19 and Table 24-20).
	Added parameter numbers, Note 2, updated the Min and Typ parameter values for MP31 and MP32, and removed the conditions for MP10 and MP11 in the High-Speed PWM Module Timing Requirements (see Table 24-29).
	Updated the SPIx Module Slave Mode (CKE = 1) Timing Characteristics (see Table 24-14).
	Added parameter IM51 to the I2Cx Bus Data Timing Requirements (Master Mode) (see Table 24-34).
	Updated the Max value for parameter AD33 in the 10-bit High-Speed Analog-to-Digital Module Specifications (see Table 24-36).
	Updated the titles and added parameter numbers to the Comparator and DAC Module Specifications (see Table 24-38 and Table 24-39) and the DAC Output Buffer Specifications (see Table 24-40).

## TABLE A-3: MAJOR SECTION UPDATES (CONTINUED)

## Revision F (January 2012)

All occurrences of VDDCORE have been removed throughout the document.

This revision also includes minor typographical and formatting changes throughout the data sheet text.

All other major changes are referenced by their respective section in the following table.

#### TABLE A-4: MAJOR SECTION UPDATES

Section Name	Update Description
"16-bit Digital Signal Controllers (up to 16 KB Flash and up to 2 KB SRAM) with High-Speed PWM, ADC, and Comparators"	Added the VTLA package to the dsPIC33FJ16GS404 and dsPIC33FJ16GS504 devices (see TABLE 1: "dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04 Controller Families").
	Added the "Referenced Sources" section.
	<ul> <li>The following updates were made to the "Pin Diagrams" section:</li> <li>Added 5V tolerant pin shading to pins 24-26 in the 28-pin SPDIP, SOIC package for the dsPIC33FJ16GS402</li> </ul>
	<ul> <li>Updated pin 31 of the 44-pin QFN package for the dsPIC33FJ16GS404</li> <li>Added VTLA pin diagrams for the dsPIC33FJ16GS404 and dsPIC33FJ16GS504 devices</li> </ul>
Section 1.0 "Device Overview"	Removed the Precision Band Gap Reference from the device block diagram (see Figure 1-1).
	Updated the Pinout I/O Descriptions for AVDD, and AVSS (see Table 1-1).
Section 2.0 "Guidelines for Getting Started with 16-bit Digital Signal Controllers"	Updated the Minimum Recommended Connection (see Figure 2-1).
Section 8.0 "Oscillator	Updated the Oscillator System Diagram (see Figure 8-1).
Configuration"	Added auxiliary clock configuration restrictions in Section 8.2 "Auxiliary Clock Generation".
	Updated or added notes regarding register reset on a POR (see Register 8-1 through Register 8-5).
Section 19.0 "High-Speed 10-bit Analog-to-Digital Converter (ADC)"	Added Note 2 to ADCON: Analog-to-Digital Control Register (see Register 19-1).
	Removed all notes from ADSTAT: Analog-to-Digital Status Register (see Register 19-2).
Section 20.0 "High-Speed Analog Comparator"	Updated the Comparator Module Block Diagram (see Figure 20-1).
Section 21.0 "Special Features"	Add a new paragraph at the beginning of <b>Section 21.1 "Configuration</b> <b>Bits</b> ".
	Added the RTSP Effect column to the dsPIC33F Configuration Bits Description table (see Table 21-2).
	Updated the Connections for the On-chip Voltage Regulator diagram (see Figure 21-1).
	Updated the first paragraph of Section 21.7 "In-Circuit Debugger".

Section Name	Update Description
Section 24.0 "Electrical	Updated the Absolute Maximum Ratings.
Characteristics"	Updated the Operating MIPS vs. Voltage (see Table 24-1).
	Updated parameter DC10 and Note 4, and removed parameter DC18 from the DC Temperature and Voltage Specifications (see Table 24-4).
	Updated Note 2 in the IDD Operating Current specification (see Table 24-5)
	Updated all Typical values and Note 2 in the IIDLE Operating Current specification (see Table 24-6).
	Updated Typical values for parameters DC60d, DC60a, DC60b, and DC60c and Note 2 in the IPD Operating Current specification (see Table 24-7).
	Added all Typical values and Note 2 in the IDOZE Operating Current specification (see Table 24-8).
	Updated parameter DI19 and DI50, added parameters DI128, DI129, DI60a DI60b, and DI60c, and removed parameter DI57 in the I/O Pin Input Specifications (see Table 24-9).
	Revised all I/O Pinout Output Specifications (see Table 24-10).
	Added Notes 2 and 3 to the BOR Electrical Characteristics (see Table 24- 11).
	Added Note 1 to Internal Voltage Regulator Specifications (see Table 24-13).
	Updated the External Clock Timing diagram (see Figure 24-2).
	Added Note 2 to the PLL Clock Timing Specifications (see Table 24-17).
	Removed Note 2 from the Internal FRC Accuracy (see Table 24-19).
	Updated parameter DO31 and DO32 in the I/O Timing Requirements (see Table 24-21).
	Updated the External Clock Timing Requirements for Timer1, Timer2, and Timer3 (see Table 24-23, Table 24-24, and Table 24-25, respectively).
	Updated parameters OC15 and OC20 in the Simple OC/PWM Mode Timing Requirements (see Table 24-28).
	Revised all SPIx Module Timing Characteristics diagrams and all Timing Requirements (see Figure 24-11 through Figure 24-18 and Table 24-30 through Table 24-37, respectively).
	Added Note 2 to the 10-bit High-Speed ADC Module Specifications (see Table 24-40).
	Added Note 2 to the 10-bit High-Speed ADC Module Timing Requirements (see Table 24-41).
	Added Note 2 to the Comparator Module Specifications (see Table 24-42).
	Added parameter DA08 and Note 2 in the DAC Module Specifications (see Table 24-43).
	Updated parameter DA16 and Note 2 in the DAC Output Buffer DC Specifications (see Table 24-44).

## TABLE A-4: MAJOR SECTION UPDATES (CONTINUED)

TABLE A-4:	MAJOR SECTION UPDATES	CONTINUED)

Section Name	Update Description
Section 26.0 "50 MIPS Electrical Characteristics"	Added new chapter in support of 50 MIPS devices.
Section 27.0 "DC and AC Device Characteristics Graphs"	Added new chapter.
Section 28.0 "Packaging Information"	Added 44-pin VTLA package marking information and diagrams (see Section 28.1 "Package Marking Information" and Section 28.2 "Package Details", respectively).
"Product Identification System"	Added the TL package definition.

D

DC and AC Characteristics

## INDEX

### Α

AC Characteristics	
Internal RC Accuracy	
Load Conditions	
Alternate Vector Table (AIVT)	
Arithmetic Logic Unit (ALU)	
Assembler	
MPASM Assembler	

## В

Barrel Shifter
Bit-Reversed Addressing74
Example75
Implementation74
Sequence Table (16-Entry)75
Block Diagrams
16-bit Timer1 Module
Comparator
Connections for On-Chip Voltage Regulator
DSP Engine
dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04
16
dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04
CPU Core
l <sup>2</sup> C
Input Capture
Oscillator System
Output Compare
PLL
Reset System
Shared Port Structure
Simplified Conceptual High-Speed PWM 197
SPI
Timer2/3 (32-bit)
Type B Timer
Type C Timer
UART
Watchdog Timer (WDT) 269
Brown-out Reset (BOR)
С
•
C Compilers
MPLAB C18

Clock Switching......144

Code Examples

CPU

Enabling......144

Sequence.....144

PWRSAV Instruction Syntax......145

Configuring Analog Port Pins ...... 154

#### Ε

EBCONx (Leading-Edge Blanking Control)	214
Electrical Characteristics	339
AC	336
AC Characteristics and Timing Parameters 298,	343
BOR	296
Equations	
Device Operating Frequency	134
Fosc Calculation	135
XT with PLL Mode Example	135
Errata	13

 Overflow and Saturation
 37

 Round Logic
 38

 Write Back
 38

 Data Address Space
 43

 Alignment
 43

 Memory Map for dsPIC33FJ06GS101/102 Devices with
 256 Bytes of RAM

 256 Bytes of RAM
 44

 Memory Map for dsPIC33FJ06GS202 Device with 1 KB
 45

 Memory Map for dsPIC33FJ16GS402/404/502/504 Devices with 2 KB RAM
 46

 Near Data Space
 43

 Software Stack
 71

 Width
 43

High Temperature...... 332 I/O Pin Input Specifications ...... 293 Operating Current (IDD) ...... 288, 340 Operating MIPS vs. Voltage ...... 332 Power-Down Current (IPD)...... 291 Power-down Current (IPD) ...... 333 Temperature and Voltage...... 332 Temperature and Voltage Specifications...... 287 Doze Mode ...... 146 

#### F

Fail-Safe Clock Monitor (FSCM)	144
Flash Program Memory	81
Control Registers	82
Operations	82
Programming Algorithm	85
RTSP Operation	82
Table Instructions	81

H         High Temperature Electrical Characteristics       331         High-Speed 10-bit Analog-to-Digital Converter (ADC)       237         High-Speed Analog Comparator       261         High-Speed PWM       195         I       //O Ports         //O Ports       153         Parallel I/O (PIO)       153         Write/Read Timing       154         I²C       Operating Modes       223         Registers       225         In-Circuit Emulation       265         In-Circuit Serial Programming (ICSP)       265, 270         Input Charge Notification       154         Instruction Addressing Modes       71         File Register Instructions       71         Fuedamental Modes Supported       72         MAC Instructions       72         MCU Instructions       72         MCU Instructions       72         Overview       276         Summary       273         Instruction Set       72         Overview       276         Summary       273         Instruction-Based Power-Saving Modes       145         Internal RC Oscillator       98         INTCON1       98	Flexible Configuration	265
High-Speed 10-bit Analog-to-Digital Converter (ADC)       237         High-Speed Analog Comparator       261         High-Speed PWM       195         I       //O Ports         //O Ports       153         Parallel I/O (PIO)       153         Write/Read Timing       154         I <sup>2</sup> C       Operating Modes       223         Registers       225         In-Circuit Emulation       265         In-Circuit Emulation       265         In-Circuit Serial Programming (ICSP)       265, 270         Input Capture       189         Registers       190         Instruction Addressing Modes       71         File Register Instructions       71         Fundamental Modes Supported       72         MCU Instructions       72         MCU Instructions       72         Other Instructions       72         Instruction-Based Power-Saving Modes       145         Idle       146         Sleep       145         Interrupt Contol and Status	н	
High-Speed 10-bit Analog-to-Digital Converter (ADC)       237         High-Speed Analog Comparator       261         High-Speed PWM       195         I       //O Ports         //O Ports       153         Parallel I/O (PIO)       153         Write/Read Timing       154         I <sup>2</sup> C       Operating Modes       223         Registers       225         In-Circuit Emulation       265         In-Circuit Emulation       265         In-Circuit Serial Programming (ICSP)       265, 270         Input Capture       189         Registers       190         Instruction Addressing Modes       71         File Register Instructions       71         Fundamental Modes Supported       72         MCU Instructions       72         MCU Instructions       72         Other Instructions       72         Instruction-Based Power-Saving Modes       145         Idle       146         Sleep       145         Interrupt Contol and Status	High Temperature Electrical Characteristics	331
High-Speed Analog Comparator       261         High-Speed PWM       195         I       //O Ports         //O Ports       153         Parallel I/O (PIO)       153         Write/Read Timing       154         I <sup>2</sup> C       Operating Modes       223         Registers       225         In-Circuit Debugger       270         In-Circuit Emulation       265         In-Circuit Serial Programming (ICSP)       265, 270         Input Capture       190         Input Change Notification       154         Instruction Addressing Modes       71         File Register Instructions       71         Fundamental Modes Supported       72         MAC Instructions       72         MAC Instructions       72         MCU Instructions       72         Other Instruction-Based Power-Saving Modes       145         Idle       146         Sleep       145         Internal RC Oscillator       269         Use with WDT       269         Interrupt Control and Status Registers       98         INTCON1       98         INTCON1       98         INTCON2       98		
High-Speed PWM       195         I       //O Ports       153         Parallel I/O (PIO)       153         Write/Read Timing       154         I <sup>2</sup> C       0         Operating Modes       223         Registers       225         In-Circuit Debugger       270         In-Circuit Emulation       265         In-Circuit Serial Programming (ICSP)       265, 270         Input Capture       189         Registers       189         Registers       189         Registers       171         Fundamental Modes Supported       72         MAC Instructions       72         MCU Instructions       72         MCU Instructions       72         Instruction Set       0         Overview       276         Summary       273         Instruction-Based Power-Saving Modes       145         Idle       146         Sleep       145         Interfacing Program and Data Memory Spaces       76         Interrupt Control and Status Registers       98         IFCx       98         IFSx       98         INTCON1       98		
I       I/O Ports       153         Parallel I/O (PIO)       153         Write/Read Timing       154         I <sup>2</sup> C       Operating Modes       223         Registers       225         In-Circuit Debugger       270         In-Circuit Emulation       265         In-Circuit Emulation       265         In-Circuit Serial Programming (ICSP)       265, 270         Input Capture       189         Registers       190         Input Change Notification       154         Instruction Addressing Modes       71         Fundamental Modes Supported       72         MAC Instructions       71         Fundamental Modes Supported       72         MAC Instructions       72         MCU Instructions       72         MCU Instructions       72         Nter Instructions       72         Instruction Set       0         Overview       276         Summary       273         Instruction Based Power-Saving Modes       145         Internal RC Oscillator       145         Use with WDT       269         Internal RC Oscillator       98         IECx       98		
I/O Ports       153         Parallel I/O (PIO)       153         Write/Read Timing       154         I²C       223         Registers       225         In-Circuit Debugger       220         In-Circuit Emulation       265         In-Circuit Serial Programming (ICSP)       265, 270         Input Capture       189         Registers       190         Input Change Notification       154         Instruction Addressing Modes       71         File Register Instructions       71         Fundamental Modes Supported       72         MAC Instructions       72         MCU Instructions       72         MCU Instructions       72         Other Instructions       72         Other Instructions       72         Other Instructions       72         Instruction-Based Power-Saving Modes       145         Internal RC Oscillator       145         Use with WDT       269         Internal RC Oscillator       269         Interrupt Control and Status Registers       98         IFSx       98         IPCX       98         INTCON1       98         Inter		
Parallel I/O (PIO)         153           Write/Read Timing         154           I <sup>2</sup> C         Operating Modes         223           Registers         225           In-Circuit Debugger         270           In-Circuit Emulation         265           In-Circuit Serial Programming (ICSP)         265, 270           Input Capture         189           Registers         190           Input Change Notification         154           Instruction Addressing Modes         71           Fundamental Modes Supported         72           MAC Instructions         71           Move and Accumulator Instructions         72           Instruction Set         0           Overview         276           Summary         273           Instruction-Based Power-Saving Modes         145           Idle         146           Sleep         145           Internal RC Oscillator         269           Use with WDT         269           Internet Address         381           Interrupt Control and Status Registers         98           INTCON1         98           INTCON2         98           INTCON1         98	1	
Write/Read Timing       154         I <sup>2</sup> C       223         Registers       225         In-Circuit Debugger       270         In-Circuit Emulation       265         In-Circuit Serial Programming (ICSP)       265, 270         Input Capture       189         Registers       190         Input Change Notification       154         Instruction Addressing Modes       71         File Register Instructions       71         Fundamental Modes Supported       72         MAC Instructions       71         Move and Accumulator Instructions       72         MCU Instructions       72         Instruction Set       0         Overview       276         Summary       273         Instruction-Based Power-Saving Modes       145         Idle       146         Sleep       145         Internal RC Oscillator       269         Use with WDT       269         Internet Address       381         Interrupt Control and Status Registers       98         INTCON1       98         INTCON2       98         INTCON1       98         Interrupt Setup Procedures<		
I <sup>2</sup> C       Qperating Modes       223         Registers       225         In-Circuit Debugger       270         In-Circuit Serial Programming (ICSP)       265, 270         Input Capture       189         Registers       190         Input Change Notification       154         Instruction Addressing Modes       71         File Register Instructions       71         Fundamental Modes Supported       72         MAC Instructions       72         MAC Instructions       72         MCU Instructions       72         Other Instructions       72         Instruction Set       72         Overview       276         Summary       273         Instruction-Based Power-Saving Modes       145         Internal RC Oscillator       269         Use with WDT       269         Internet Address       381         INTCON1       98         INTCON1       98         INTCON2       98         INTCON1       98         INTCON2       98         Interrupt Setup Procedures       132         Initalization       132         Interrupt Setup Procedures<	Parallel I/O (PIO)	153
Operating Modes223Registers225In-Circuit Debugger270In-Circuit Emulation265In-Circuit Serial Programming (ICSP)265, 270Input Capture189Registers190Input Change Notification154Instruction Addressing Modes71File Register Instructions71Fundamental Modes Supported72MAC Instructions72MCU Instructions72MCU Instructions72Other Instructions72Other Instructions72Instruction Set276Overview276Summary273Instruction-Based Power-Saving Modes145Idle146Sleep145Interfacing Program and Data Memory Spaces76Internet Address381Internet Address381Interrupt Control and Status Registers98IFSx98INTCON198INTCON298INTCON298INTCON298Interrupt Setup Procedures132Interrupt Service Routine132Interrupt Service Routine132Interrupt Service Routine132Interrupt Vector Table (IVT)95Interrupt Vector Table (IVT)95Interrupt Service Routine132Interrupt Service Routine132Interrupt Service Routine132Interrupt Service Routine132Interrupt Service Routine	Write/Read Timing	154
Registers225In-Circuit Debugger270In-Circuit Serial Programming (ICSP)265In-Circuit Serial Programming (ICSP)265Input Capture189Registers190Input Change Notification154Instruction Addressing Modes71File Register Instructions71Fundamental Modes Supported72MAC Instructions71Move and Accumulator Instructions72Other Instructions72Instruction Set0Overview276Summary273Instruction-Based Power-Saving Modes145Idle146Sleep145Interfacing Program and Data Memory Spaces76Internal RC Oscillator269Use with WDT269Interrupt Control and Status Registers98IECx98IFSx98INTCON198INTTCON198INTTREG98Interrupt Setup Procedures132Interrupt Setup Procedures132Interrupt Setup Procedures132Interrupt Setup Routine132Interrupt Setup Routine132<		
In-Circuit Debugger       270         In-Circuit Emulation       265         In-Circuit Serial Programming (ICSP)       265, 270         Input Capture       189         Registers       190         Input Change Notification       154         Instruction Addressing Modes       71         File Register Instructions       71         Fundamental Modes Supported       72         MAC Instructions       72         MCU Instructions       71         Move and Accumulator Instructions       72         Other Instructions       72         Instruction Set       0         Overview       276         Summary       273         Instruction-Based Power-Saving Modes       145         Idle       146         Sleep       145         Internal RC Oscillator       269         Use with WDT       269         Internet Address       381         Interrupt Control and Status Registers       98         IFSx       98         INTCON1       98         INTCON2       98         INTCON2       98         Interrupt Setup Procedures       132         Interrupt Se		
In-Circuit Emulation       265         In-Circuit Serial Programming (ICSP)       265, 270         Input Capture       189         Registers       190         Input Change Notification       154         Instruction Addressing Modes       71         File Register Instructions       71         Fundamental Modes Supported       72         MAC Instructions       72         MCU Instructions       72         Other Instructions       72         Instruction Set       0         Overview       276         Summary       273         Instruction-Based Power-Saving Modes       145         Idle       146         Sleep       145         Internal RC Oscillator       269         Use with WDT       269         Internet Address       381         Interrupt Control and Status Registers       98         IFSx       98         IFSX       98         INTCON1       98         INTCON2       98         INTCON2       98         INTCON2       98         INTCON2       98         Interrupt Setup Procedures       132	Registers	225
In-Circuit Serial Programming (ICSP)	In-Circuit Debugger	270
Input Capture189Registers190Input Change Notification154Instruction Addressing Modes71File Register Instructions71Fundamental Modes Supported72MAC Instructions72MCU Instructions72Other Instructions72Other Instructions72Instruction Set0Overview276Summary273Instruction-Based Power-Saving Modes145Idle146Sleep145Interfacing Program and Data Memory Spaces76Internal RC Oscillator269Use with WDT269Interret Address381Interrupt Control and Status Registers98INTCON198INTCON298INTCON298INTCON298Interrupt Setup Procedures132Interrupt Service Routine132Interrupt Scincident with Power Save Instructions146JJTAG Boundary Scan Interface265 <td></td> <td></td>		
Registers       190         Input Change Notification       154         Instruction Addressing Modes       71         File Register Instructions       71         Fundamental Modes Supported       72         MAC Instructions       72         MCU Instructions       72         MCU Instructions       72         Move and Accumulator Instructions       72         Other Instructions       72         Instruction Set       276         Summary       273         Instruction-Based Power-Saving Modes       145         Idle       146         Sleep       145         Interfacing Program and Data Memory Spaces       76         Internal RC Oscillator       269         Use with WDT       269         Interrupt Control and Status Registers       98         IFSx       98         IFSx       98         INTCON1       98         INTREG       98         INTREG       98         INTREG       98         Interrupt Setup Procedures       132         Interrupt Service Routine       132         Interrupt Service Routine       132         Interrupt Vecto		
Input Change Notification154Instruction Addressing Modes71File Register Instructions71Fundamental Modes Supported72MAC Instructions72MCU Instructions71Move and Accumulator Instructions72Other Instructions72Instruction Set72Overview276Summary273Instruction-Based Power-Saving Modes145Idle146Sleep145Interfacing Program and Data Memory Spaces76Internal RC Oscillator269Use with WDT269Interrupt Control and Status Registers98IFSx98INTCON198INTCON298INTCON298INTCON298Interrupt Setup Procedures132Interrupt Service Routine132Interrupt Service Routine132Interrupt Service Routine132Interrupt Vector Table (IVT)95Interrupt Coincident with Power Save Instructions146JJJTAG Boundary Scan Interface265		
Instruction Addressing Modes		
File Register Instructions       71         Fundamental Modes Supported       72         MAC Instructions       72         MCU Instructions       72         MCU Instructions       72         Other Instructions       72         Other Instructions       72         Instruction Set       72         Overview       276         Summary       273         Instruction-Based Power-Saving Modes       145         Idle       146         Sleep       145         Interfacing Program and Data Memory Spaces       76         Internal RC Oscillator       269         Use with WDT       269         Internet Address       381         Interrupt Control and Status Registers       98         IFSx       98         IFSx       98         INTCON1       98         INTCON2       98         INTTREG       98         INTEREG       98         Interrupt Setup Procedures       132         Initialization       132         Interrupt Service Routine       132         Interrupt Service Routine       132         Interrupt Vector Table (IVT)       95		
Fundamental Modes Supported72MAC Instructions72MCU Instructions71Move and Accumulator Instructions72Other Instructions72Instruction Set72Overview276Summary273Instruction-Based Power-Saving Modes145Idle146Sleep145Interfacing Program and Data Memory Spaces76Internal RC Oscillator269Use with WDT269Internet Address381Interrupt Control and Status Registers98IFSx98IFSx98INTCON198INTCON298INTREG98Interrupt Setup Procedures132Initialization132Interrupt Service Routine132Interrupt Vector Table (IVT)95Interrupt Vector Table (IVT)95Interrupts Coincident with Power Save Instructions146JJTAG Boundary Scan Interface265		
MAC Instructions       72         MCU Instructions       71         Move and Accumulator Instructions       72         Other Instructions       72         Instruction Set       72         Overview       276         Summary       273         Instruction-Based Power-Saving Modes       145         Idle       146         Sleep       145         Interfacing Program and Data Memory Spaces       76         Internal RC Oscillator       269         Use with WDT       269         Internet Address       381         Interrupt Control and Status Registers       98         IFSx       98         IFSx       98         INTCON1       98         INTCON2       98         INTREG       98         INTREG       98         Interrupt Setup Procedures       132         Initialization       132         Interrupt Disable       132         Interrupt Service Routine       132         Interrupt Vector Table (IVT)       95         Interrupt Vector Table (IVT)       95         Interrupts Coincident with Power Save Instructions       146         J		
MCU Instructions       71         Move and Accumulator Instructions       72         Other Instructions       72         Instruction Set       72         Overview       276         Summary       273         Instruction-Based Power-Saving Modes       145         Idle       146         Sleep       145         Interfacing Program and Data Memory Spaces       76         Internal RC Oscillator       269         Use with WDT       269         Internet Address       381         Interrupt Control and Status Registers       98         IFSx       98         IFSx       98         INTCON1       98         INTCON2       98         INTREG       98         INTCON2       98         Interrupt Setup Procedures       132         Initialization       132         Interrupt Disable       132         Interrupt Service Routine       132         Interrupt Vector Table (IVT)       95         Interrupts Coincident with Power Save Instructions       146         J       JTAG Boundary Scan Interface       265		
Move and Accumulator Instructions       72         Other Instructions       72         Instruction Set       72         Overview       276         Summary       273         Instruction-Based Power-Saving Modes       145         Idle       146         Sleep       145         Interfacing Program and Data Memory Spaces       76         Internal RC Oscillator       269         Use with WDT       269         Internet Address       381         Interrupt Control and Status Registers       98         IFSx       98         IFSx       98         INTCON1       98         INTCON2       98         INTTREG       98         INTCON2       98         Interrupt Setup Procedures       132         Initialization       132         Interrupt Disable       132         Interrupt Service Routine       132         Interrupt Vector Table (IVT)       95         Interrupt Coincident with Power Save Instructions       146         J       JTAG Boundary Scan Interface       265		
Other Instructions       72         Instruction Set       276         Overview       273         Instruction-Based Power-Saving Modes       145         Idle       146         Sleep       145         Interfacing Program and Data Memory Spaces       76         Internal RC Oscillator       269         Use with WDT       269         Internet Address       381         Interrupt Control and Status Registers       98         IFSx       98         IFSx       98         INTCON1       98         INTCON2       98         INTCON2       98         INTREG       98         Interrupt Setup Procedures       132         Initialization       132         Interrupt Disable       132         Interrupt Service Routine       132         Interrupt Vector Table (IVT)       95         Interrupt Coincident with Power Save Instructions       146         J       JTAG Boundary Scan Interface       265		
Instruction Set Overview		
Overview       276         Summary       273         Instruction-Based Power-Saving Modes       145         Idle       146         Sleep       145         Interfacing Program and Data Memory Spaces       76         Internal RC Oscillator       269         Use with WDT       269         Internet Address       381         Interrupt Control and Status Registers       98         IFSx       98         IFSx       98         INTCON1       98         INTCON2       98         INTREG       98         INTREG       98         Interrupt Setup Procedures       132         Interrupt Disable       132         Interrupt Disable       132         Interrupt Vector Table (IVT)       95         Interrupts Coincident with Power Save Instructions       146         J       JTAG Boundary Scan Interface       265		72
Summary       273         Instruction-Based Power-Saving Modes       145         Idle       146         Sleep       145         Interfacing Program and Data Memory Spaces       76         Internal RC Oscillator       269         Use with WDT       269         Internet Address       381         Interrupt Control and Status Registers       98         IFSx       98         IFSx       98         INTCON1       98         INTCON2       98         INTREG       98         Interrupt Setup Procedures       132         Interrupt Disable       132         Interrupt Service Routine       132         Interrupt Vector Table (IVT)       95         Interrupts Coincident with Power Save Instructions       146         J       JTAG Boundary Scan Interface       265		
Instruction-Based Power-Saving Modes		
Idle       146         Sleep       145         Interfacing Program and Data Memory Spaces       76         Internal RC Oscillator       269         Use with WDT       269         Internet Address       381         Interrupt Control and Status Registers       98         IFSx       98         INTCON1       98         INTCON2       98         INTREG       98         Interrupt Setup Procedures       132         Interrupt Disable       132         Interrupt Service Routine       132         Interrupt Vector Table (IVT)       95         Interrupts Coincident with Power Save Instructions       146         J       JTAG Boundary Scan Interface       265		
Sleep       145         Interfacing Program and Data Memory Spaces       76         Internal RC Oscillator       269         Use with WDT       269         Internet Address       381         Interrupt Control and Status Registers       98         IECx       98         IFSx       98         INTCON1       98         INTCON2       98         INTTREG       98         IPCx       98         Interrupt Setup Procedures       132         Initialization       132         Interrupt Disable       132         Interrupt Service Routine       132         Interrupt Vector Table (IVT)       95         Interrupts Coincident with Power Save Instructions       146         J       JTAG Boundary Scan Interface       265		
Interfacing Program and Data Memory Spaces		
Internal RC Oscillator Use with WDT		
Use with WDT		76
Internet Address381Interrupt Control and Status Registers98IECx98IFSx98INTCON198INTCON298INTTREG98IPCx98Interrupt Setup Procedures132Initialization132Interrupt Disable132Interrupt Service Routine132Interrupt Vector Table (IVT)95Interrupts Coincident with Power Save Instructions146JJTAG Boundary Scan Interface265		
Interrupt Control and Status Registers		
IECx       98         IFSx       98         INTCON1       98         INTCON2       98         INTTREG       98         IPCx       98         Interrupt Setup Procedures       132         Initialization       132         Interrupt Disable       132         Interrupt Disable       132         Interrupt Service Routine       132         Interrupt Vector Table (IVT)       95         Interrupts Coincident with Power Save Instructions       146         J       JTAG Boundary Scan Interface       265		
IFSx		
INTCON1		
INTCON2	-	
INTTREG		
IPCx       98         Interrupt Setup Procedures       132         Initialization       132         Interrupt Disable       132         Interrupt Disable       132         Interrupt Service Routine       132         Trap Service Routine       132         Interrupt Vector Table (IVT)       95         Interrupts Coincident with Power Save Instructions       146         J       JTAG Boundary Scan Interface       265		
Interrupt Setup Procedures		
Initialization		
Interrupt Disable		
Interrupt Service Routine		
Trap Service Routine		
Interrupt Vector Table (IVT)		
Interrupts Coincident with Power Save Instructions		
J JTAG Boundary Scan Interface		
JTAG Boundary Scan Interface	interrupts controldent with Fower Save Instituctions	140
	J	
	JTAG Boundary Scan Interface	

### Μ

Memory Organization	41
Microchip Internet Web Site	
Modulo Addressing	73
Applicability	74
Operation Example	73
Start and End Address	73
W Address Register Selection	73
MPLAB ASM30 Assembler, Linker, Librarian	

MPLAB Integrated Development Environment Software	281
MPLAB PM3 Device Programmer	284
MPLAB REAL ICE In-Circuit Emulator System	283
MPLINK Object Linker/MPLIB Object Librarian	282

## 0

Open-Drain Configuration	154
Oscillator Configuration	
Output Compare	191

#### Ρ

•
Packaging
Details
Marking
Peripheral Module Disable (PMD) 146
Pinout I/O Descriptions (table) 17
Power-on Reset (POR)
Power-Saving Features 145
Clock Frequency and Switching 145
Program Address Space 41
Construction76
Data Access from Program Memory Using Program
Space Visibility 79
Data Access from Program Memory Using Table Instruc-
tions78
Data Access from, Address Generation
Memory Maps 41
Table Read Instructions
TBLRDH 78
TBLRDL78
Visibility Operation79
Program Memory
Interrupt Vector 42
Organization 42
Reset Vector 42
R

Reader Response
Registers
ACLKCON (Auxiliary Clock Divisor Control) 142
ALTDTRx (PWM Alternate Dead-Time) 207
Analog-to-Digital Base Register (ADBASE) 248
Analog-to-Digital Control Register (ADCON)
Analog-to-Digital Convert Pair Control Register 0 (ADCPC0)249
Analog-to-Digital Convert Pair Control Register 1 (ADCPC1)252
Analog-to-Digital Convert Pair Control Register 2 (ADCPC2)255
Analog-to-Digital Convert Pair Control Register 3 (ADCPC3)258
Analog-to-Digital Port Configuration Register (ADPCFG) 248
Analog-to-Digital Status Register (ADSTAT)
CLKDIV (Clock Divisor) 139
CMPCPNx (Comparator Control) 263
CMPDACx (Comparator DAC Control) 264
CORCON (Core Control) 34, 99
DTRx (PWMx Dead-Time) 207
FCLCONx (PWMx Fault Current-Limit Control) 211
I2CxCON (I2Cx Control) 226
I2CxMSK (I2Cx Slave Mode Address Mask)
I2CxSTAT (I2Cx Status) 228
ICxCON (Input Capture x Control) 190
IEC0 (Interrupt Enable Control 0) 110

IEC1 (Interrupt Enable Control 1) 112
IEC3 (Interrupt Enable Control 3) 113
IEC4 (Interrupt Enable Control 4) 113
IEC5 (Interrupt Enable Control 5) 114
IFS0 (Interrupt Flag Status 0) 103
IFS1 (Interrupt Flag Status 1) 105
IFS3 (Interrupt Flag Status 3) 106
IFS4 (Interrupt Flag Status 4) 106
IFS5 (Interrupt Flag Status 5) 107
IFS6 (Interrupt Flag Status 6) 108, 115
IFS7 (Interrupt Flag Status 7) 109, 116
INTCON1 (Interrupt Control 1) 100
INTTREG Interrupt Control and Status
IOCONx (PWMx I/O Control)
IPC0 (Interrupt Priority Control 0) 117
IPC1 (Interrupt Priority Control 1) 118
IPC14 (Interrupt Priority Control 14) 123
IPC16 (Interrupt Priority Control 16) 123
IPC2 (Interrupt Priority Control 2) 119
IPC23 (Interrupt Priority Control 23) 124
IPC24 (Interrupt Priority Control 24) 125
IPC25 (Interrupt Priority Control 25) 126
IPC26 (Interrupt Priority Control 26) 127
IPC27 (Interrupt Priority Control 27) 128
IPC28 (Interrupt Priority Control 28) 129
IPC29 (Interrupt Priority Control 29) 130
IPC3 (Interrupt Priority Control 3) 120
IPC4 (Interrupt Priority Control 4) 121
IPC5 (Interrupt Priority Control 5) 122
IPC7 (Interrupt Priority Control 7)
MDC (PWM Master Duty Cycle) 201
NVMCON (Flash Memory Control)
NVMKEY (Nonvolatile Memory Key)
OCxCON (Output Compare x Control) 193
OSCCON (Oscillator Control) 137
OSCTUN (Oscillator Tuning) 141
PLLFBD (PLL Feedback Divisor)140
PMD1 (Peripheral Module Disable Control 1)147
PMD2 (Peripheral Module Disable Control 2) 148
PMD3 (Peripheral Module Disable Control 3)
PMD4 (Peripheral Module Disable Control 4)
PMD4 (Peripheral Module Disable Control 4)149PMD6 (Peripheral Module Disable Control 6)150PMD7 (Peripheral Module Disable Control 7)151PTCON (PWM Time Base Control)199
PMD4 (Peripheral Module Disable Control 4)149PMD6 (Peripheral Module Disable Control 6)150PMD7 (Peripheral Module Disable Control 7)151PTCON (PWM Time Base Control)199PWMCAPx (Primary PWMx Time Base Capture)215
PMD4 (Peripheral Module Disable Control 4)149PMD6 (Peripheral Module Disable Control 6)150PMD7 (Peripheral Module Disable Control 7)151PTCON (PWM Time Base Control)199PWMCAPx (Primary PWMx Time Base Capture)215PWMCONx (PWMx Control)202
PMD4 (Peripheral Module Disable Control 4)149PMD6 (Peripheral Module Disable Control 6)150PMD7 (Peripheral Module Disable Control 7)151PTCON (PWM Time Base Control)199PWMCAPx (Primary PWMx Time Base Capture)215PWMCONx (PWMx Control)202RCON (Reset Control)88
PMD4 (Peripheral Module Disable Control 4)149PMD6 (Peripheral Module Disable Control 6)150PMD7 (Peripheral Module Disable Control 7)151PTCON (PWM Time Base Control)199PWMCAPx (Primary PWMx Time Base Capture)215PWMCONx (PWMx Control)202
PMD4 (Peripheral Module Disable Control 4)149PMD6 (Peripheral Module Disable Control 6)150PMD7 (Peripheral Module Disable Control 7)151PTCON (PWM Time Base Control)199PWMCAPx (Primary PWMx Time Base Capture)215PWMCONx (PWMx Control)202RCON (Reset Control)88REFOCON (Reference Oscillator Control)143
PMD4 (Peripheral Module Disable Control 4)149PMD6 (Peripheral Module Disable Control 6)150PMD7 (Peripheral Module Disable Control 7)151PTCON (PWM Time Base Control)199PWMCAPx (Primary PWMx Time Base Capture)215PWMCONx (PWMx Control)202RCON (Reset Control)88REFOCON (Reference Oscillator Control)143RPINR0 (Peripheral Pin Select Input 0)159
PMD4 (Peripheral Module Disable Control 4)149PMD6 (Peripheral Module Disable Control 6)150PMD7 (Peripheral Module Disable Control 7)151PTCON (PWM Time Base Control)199PWMCAPx (Primary PWMx Time Base Capture)215PWMCONx (PWMx Control)202RCON (Reset Control)88REFOCON (Reference Oscillator Control)143RPINR0 (Peripheral Pin Select Input 0)159RPINR1 (Peripheral Pin Select Input 1)160
PMD4 (Peripheral Module Disable Control 4)149PMD6 (Peripheral Module Disable Control 6)150PMD7 (Peripheral Module Disable Control 7)151PTCON (PWM Time Base Control)199PWMCAPx (Primary PWMx Time Base Capture)215PWMCONx (PWMx Control)202RCON (Reset Control)88REFOCON (Reference Oscillator Control)143RPINR0 (Peripheral Pin Select Input 0)159RPINR1 (Peripheral Pin Select Input 1)160RPINR11 (Peripheral Pin Select Input 11)163
PMD4 (Peripheral Module Disable Control 4)149PMD6 (Peripheral Module Disable Control 6)150PMD7 (Peripheral Module Disable Control 7)151PTCON (PWM Time Base Control)199PWMCAPx (Primary PWMx Time Base Capture)215PWMCONx (PWMx Control)202RCON (Reset Control)88REFOCON (Reference Oscillator Control)143RPINR0 (Peripheral Pin Select Input 0)159RPINR1 (Peripheral Pin Select Input 1)160
PMD4 (Peripheral Module Disable Control 4)149PMD6 (Peripheral Module Disable Control 6)150PMD7 (Peripheral Module Disable Control 7)151PTCON (PWM Time Base Control)199PWMCAPx (Primary PWMx Time Base Capture)215PWMCONx (PWMx Control)202RCON (Reset Control)88REFOCON (Reference Oscillator Control)143RPINR0 (Peripheral Pin Select Input 0)159RPINR1 (Peripheral Pin Select Input 1)160RPINR11 (Peripheral Pin Select Input 11)163RPINR18 (Peripheral Pin Select Input 18)164
PMD4 (Peripheral Module Disable Control 4)       149         PMD6 (Peripheral Module Disable Control 6)       150         PMD7 (Peripheral Module Disable Control 7)       151         PTCON (PWM Time Base Control)       199         PWMCAPx (Primary PWMx Time Base Capture)       215         PWMCONx (PWMx Control)       202         RCON (Reset Control)       88         REFOCON (Reference Oscillator Control)       143         RPINR0 (Peripheral Pin Select Input 0)       159         RPINR1 (Peripheral Pin Select Input 1)       160         RPINR11 (Peripheral Pin Select Input 1)       163         RPINR18 (Peripheral Pin Select Input 18)       164         RPINR20 (Peripheral Pin Select Input 20)       165
PMD4 (Peripheral Module Disable Control 4)149PMD6 (Peripheral Module Disable Control 6)150PMD7 (Peripheral Module Disable Control 7)151PTCON (PWM Time Base Control)199PWMCAPx (Primary PWMx Time Base Capture)215PWMCONx (PWMx Control)202RCON (Reset Control)88REFOCON (Reference Oscillator Control)143RPINR0 (Peripheral Pin Select Input 0)159RPINR1 (Peripheral Pin Select Input 1)160RPINR11 (Peripheral Pin Select Input 1)163RPINR18 (Peripheral Pin Select Input 18)164RPINR20 (Peripheral Pin Select Input 20)165RPINR21 (Peripheral Pin Select Input 21)166
PMD4 (Peripheral Module Disable Control 4)149PMD6 (Peripheral Module Disable Control 6)150PMD7 (Peripheral Module Disable Control 7)151PTCON (PWM Time Base Control)199PWMCAPx (Primary PWMx Time Base Capture)215PWMCONx (PWMx Control)202RCON (Reset Control)88REFOCON (Reference Oscillator Control)143RPINR0 (Peripheral Pin Select Input 0)159RPINR1 (Peripheral Pin Select Input 1)160RPINR11 (Peripheral Pin Select Input 1)163RPINR18 (Peripheral Pin Select Input 18)164RPINR20 (Peripheral Pin Select Input 20)165RPINR21 (Peripheral Pin Select Input 21)166RPINR29 (Peripheral Pin Select Input 29)167
PMD4 (Peripheral Module Disable Control 4)149PMD6 (Peripheral Module Disable Control 6)150PMD7 (Peripheral Module Disable Control 7)151PTCON (PWM Time Base Control)199PWMCAPx (Primary PWMx Time Base Capture)215PWMCONx (PWMx Control)202RCON (Reset Control)88REFOCON (Reference Oscillator Control)143RPINR0 (Peripheral Pin Select Input 0)159RPINR1 (Peripheral Pin Select Input 1)160RPINR11 (Peripheral Pin Select Input 1)163RPINR20 (Peripheral Pin Select Input 18)164RPINR20 (Peripheral Pin Select Input 20)165RPINR21 (Peripheral Pin Select Input 21)166RPINR29 (Peripheral Pin Select Input 29)167RPINR3 (Peripheral Pin Select Input 3)161
PMD4 (Peripheral Module Disable Control 4)149PMD6 (Peripheral Module Disable Control 6)150PMD7 (Peripheral Module Disable Control 7)151PTCON (PWM Time Base Control)199PWMCAPx (Primary PWMx Time Base Capture)215PWMCONx (PWMx Control)202RCON (Reset Control)88REFOCON (Reference Oscillator Control)143RPINR0 (Peripheral Pin Select Input 0)159RPINR1 (Peripheral Pin Select Input 1)160RPINR11 (Peripheral Pin Select Input 1)163RPINR20 (Peripheral Pin Select Input 18)164RPINR20 (Peripheral Pin Select Input 20)165RPINR21 (Peripheral Pin Select Input 21)166RPINR29 (Peripheral Pin Select Input 29)167RPINR3 (Peripheral Pin Select Input 3)161
PMD4 (Peripheral Module Disable Control 4)149PMD6 (Peripheral Module Disable Control 6)150PMD7 (Peripheral Module Disable Control 7)151PTCON (PWM Time Base Control)199PWMCAPx (Primary PWMx Time Base Capture)215PWMCONx (PWMx Control)202RCON (Reset Control)88REFOCON (Reference Oscillator Control)143RPINR0 (Peripheral Pin Select Input 0)159RPINR1 (Peripheral Pin Select Input 1)160RPINR18 (Peripheral Pin Select Input 1)163RPINR20 (Peripheral Pin Select Input 20)165RPINR21 (Peripheral Pin Select Input 21)166RPINR29 (Peripheral Pin Select Input 29)167RPINR3 (Peripheral Pin Select Input 3)161RPINR30 (Peripheral Pin Select Input 3)168
PMD4 (Peripheral Module Disable Control 4)149PMD6 (Peripheral Module Disable Control 6)150PMD7 (Peripheral Module Disable Control 7)151PTCON (PWM Time Base Control)199PWMCAPx (Primary PWMx Time Base Capture)215PWMCONx (PWMx Control)202RCON (Reset Control)88REFOCON (Reference Oscillator Control)143RPINR0 (Peripheral Pin Select Input 0)159RPINR1 (Peripheral Pin Select Input 1)160RPINR18 (Peripheral Pin Select Input 1)163RPINR20 (Peripheral Pin Select Input 18)164RPINR20 (Peripheral Pin Select Input 20)165RPINR21 (Peripheral Pin Select Input 21)166RPINR29 (Peripheral Pin Select Input 29)167RPINR30 (Peripheral Pin Select Input 3)161RPINR30 (Peripheral Pin Select Input 3)168RPINR31 (Peripheral Pin Select Input 31)169
PMD4 (Peripheral Module Disable Control 4)149PMD6 (Peripheral Module Disable Control 6)150PMD7 (Peripheral Module Disable Control 7)151PTCON (PWM Time Base Control)199PWMCAPx (Primary PWMx Time Base Capture)215PWMCONx (PWMx Control)202RCON (Reset Control)88REFOCON (Reference Oscillator Control)143RPINR0 (Peripheral Pin Select Input 0)159RPINR1 (Peripheral Pin Select Input 1)160RPINR18 (Peripheral Pin Select Input 1)163RPINR20 (Peripheral Pin Select Input 20)165RPINR21 (Peripheral Pin Select Input 20)165RPINR29 (Peripheral Pin Select Input 20)165RPINR30 (Peripheral Pin Select Input 3)161RPINR30 (Peripheral Pin Select Input 3)161RPINR30 (Peripheral Pin Select Input 3)163RPINR30 (Peripheral Pin Select Input 3)163RPINR31 (Peripheral Pin Select Input 3)163RPINR31 (Peripheral Pin Select Input 3)163RPINR31 (Peripheral Pin Select Input 3)164RPINR32 (Peripheral Pin Select Input 3)164
PMD4 (Peripheral Module Disable Control 4)149PMD6 (Peripheral Module Disable Control 6)150PMD7 (Peripheral Module Disable Control 7)151PTCON (PWM Time Base Control)199PWMCAPx (Primary PWMx Time Base Capture)215PWMCONx (PWMx Control)202RCON (Reset Control)88REFOCON (Reference Oscillator Control)143RPINR0 (Peripheral Pin Select Input 0)159RPINR1 (Peripheral Pin Select Input 1)160RPINR18 (Peripheral Pin Select Input 1)163RPINR20 (Peripheral Pin Select Input 20)165RPINR21 (Peripheral Pin Select Input 20)165RPINR29 (Peripheral Pin Select Input 20)166RPINR30 (Peripheral Pin Select Input 3)161RPINR30 (Peripheral Pin Select Input 3)161RPINR30 (Peripheral Pin Select Input 3)163RPINR31 (Peripheral Pin Select Input 3)164RPINR32 (Peripheral Pin Select Input 3)167RPINR31 (Peripheral Pin Select Input 3)168RPINR31 (Peripheral Pin Select Input 3)169RPINR32 (Peripheral Pin Select Input 32)170RPINR33 (Peripheral Pin Select Input 33)171
PMD4 (Peripheral Module Disable Control 4)149PMD6 (Peripheral Module Disable Control 6)150PMD7 (Peripheral Module Disable Control 7)151PTCON (PWM Time Base Control)199PWMCAPx (Primary PWMx Time Base Capture)215PWMCONx (PWMx Control)202RCON (Reset Control)88REFOCON (Reference Oscillator Control)143RPINR0 (Peripheral Pin Select Input 0)159RPINR1 (Peripheral Pin Select Input 1)160RPINR18 (Peripheral Pin Select Input 1)163RPINR20 (Peripheral Pin Select Input 20)165RPINR21 (Peripheral Pin Select Input 20)165RPINR29 (Peripheral Pin Select Input 20)166RPINR30 (Peripheral Pin Select Input 3)161RPINR30 (Peripheral Pin Select Input 3)161RPINR30 (Peripheral Pin Select Input 3)163RPINR31 (Peripheral Pin Select Input 3)164RPINR32 (Peripheral Pin Select Input 3)167RPINR31 (Peripheral Pin Select Input 3)168RPINR31 (Peripheral Pin Select Input 3)169RPINR32 (Peripheral Pin Select Input 32)170RPINR33 (Peripheral Pin Select Input 33)171
PMD4 (Peripheral Module Disable Control 4)149PMD6 (Peripheral Module Disable Control 6)150PMD7 (Peripheral Module Disable Control 7)151PTCON (PWM Time Base Control)199PWMCAPx (Primary PWMx Time Base Capture)215PWMCONx (PWMx Control)202RCON (Reset Control)88REFOCON (Reference Oscillator Control)143RPINR0 (Peripheral Pin Select Input 0)159RPINR1 (Peripheral Pin Select Input 1)160RPINR18 (Peripheral Pin Select Input 1)163RPINR20 (Peripheral Pin Select Input 20)165RPINR21 (Peripheral Pin Select Input 20)165RPINR29 (Peripheral Pin Select Input 20)166RPINR30 (Peripheral Pin Select Input 3)161RPINR30 (Peripheral Pin Select Input 3)161RPINR30 (Peripheral Pin Select Input 3)161RPINR31 (Peripheral Pin Select Input 3)168RPINR31 (Peripheral Pin Select Input 3)169RPINR32 (Peripheral Pin Select Input 3)170RPINR33 (Peripheral Pin Select Input 3)171RPINR34 (Peripheral Pin Select Input 3)171
PMD4 (Peripheral Module Disable Control 4)149PMD6 (Peripheral Module Disable Control 6)150PMD7 (Peripheral Module Disable Control 7)151PTCON (PWM Time Base Control)199PWMCAPx (Primary PWMx Time Base Capture)215PWMCONx (PWMx Control)202RCON (Reset Control)88REFOCON (Reference Oscillator Control)143RPINR0 (Peripheral Pin Select Input 0)159RPINR1 (Peripheral Pin Select Input 1)160RPINR18 (Peripheral Pin Select Input 1)163RPINR20 (Peripheral Pin Select Input 20)165RPINR21 (Peripheral Pin Select Input 20)165RPINR29 (Peripheral Pin Select Input 20)166RPINR30 (Peripheral Pin Select Input 3)161RPINR30 (Peripheral Pin Select Input 3)161RPINR30 (Peripheral Pin Select Input 3)161RPINR31 (Peripheral Pin Select Input 3)163RPINR31 (Peripheral Pin Select Input 3)164RPINR32 (Peripheral Pin Select Input 3)161RPINR33 (Peripheral Pin Select Input 3)161RPINR34 (Peripheral Pin Select Input 3)171RPINR34 (Peripheral Pin Select Input 3)171RPINR34 (Peripheral Pin Select Input 3)172RPINR7 (Peripheral Pin Select Input 7)162
PMD4 (Peripheral Module Disable Control 4)149PMD6 (Peripheral Module Disable Control 6)150PMD7 (Peripheral Module Disable Control 7)151PTCON (PWM Time Base Control)199PWMCAPx (Primary PWMx Time Base Capture)215PWMCONx (PWMx Control)202RCON (Reset Control)88REFOCON (Reference Oscillator Control)143RPINR0 (Peripheral Pin Select Input 0)159RPINR1 (Peripheral Pin Select Input 1)160RPINR1 (Peripheral Pin Select Input 1)163RPINR20 (Peripheral Pin Select Input 18)164RPINR20 (Peripheral Pin Select Input 20)165RPINR21 (Peripheral Pin Select Input 20)166RPINR32 (Peripheral Pin Select Input 3)161RPINR30 (Peripheral Pin Select Input 3)161RPINR31 (Peripheral Pin Select Input 3)163RPINR32 (Peripheral Pin Select Input 3)168RPINR32 (Peripheral Pin Select Input 3)170RPINR33 (Peripheral Pin Select Input 3)171RPINR34 (Peripheral Pin Select Input 3)171RPINR34 (Peripheral Pin Select Input 3)171RPINR34 (Peripheral Pin Select Input 3)172RPINR7 (Peripheral Pin Select Input 3)162RPOR0 (Peripheral Pin Select Input 3)172
PMD4 (Peripheral Module Disable Control 4)149PMD6 (Peripheral Module Disable Control 6)150PMD7 (Peripheral Module Disable Control 7)151PTCON (PWM Time Base Control)199PWMCAPx (Primary PWMx Time Base Capture)215PWMCONx (PWMx Control)202RCON (Reset Control)88REFOCON (Reference Oscillator Control)143RPINR0 (Peripheral Pin Select Input 0)159RPINR1 (Peripheral Pin Select Input 1)160RPINR1 (Peripheral Pin Select Input 1)163RPINR20 (Peripheral Pin Select Input 18)164RPINR20 (Peripheral Pin Select Input 20)165RPINR21 (Peripheral Pin Select Input 20)166RPINR32 (Peripheral Pin Select Input 20)167RPINR30 (Peripheral Pin Select Input 3)161RPINR31 (Peripheral Pin Select Input 3)161RPINR32 (Peripheral Pin Select Input 3)168RPINR32 (Peripheral Pin Select Input 32)170RPINR32 (Peripheral Pin Select Input 33)171RPINR33 (Peripheral Pin Select Input 34)172RPINR34 (Peripheral Pin Select Input 34)172RPOR0 (Peripheral Pin Select Input 34)172RPOR0 (Peripheral Pin Select Input 34)172RPOR1 (Peripheral Pin Select Input 34)172RPOR1 (Peripheral Pin Select Input 34)172RPOR0 (Peripheral Pin Select Input 34)172RPOR1 (Peripheral Pin Select Input 34)172RPOR1 (Peripheral Pin Select Input 34)172RPOR1 (Peripheral Pin Select Input 34)172R
PMD4 (Peripheral Module Disable Control 4)149PMD6 (Peripheral Module Disable Control 6)150PMD7 (Peripheral Module Disable Control 7)151PTCON (PWM Time Base Control)199PWMCAPx (Primary PWMx Time Base Capture)215PWMCONx (PWMx Control)202RCON (Reset Control)88REFOCON (Reference Oscillator Control)143RPINR0 (Peripheral Pin Select Input 0)159RPINR1 (Peripheral Pin Select Input 1)160RPINR1 (Peripheral Pin Select Input 1)163RPINR20 (Peripheral Pin Select Input 18)164RPINR20 (Peripheral Pin Select Input 20)165RPINR21 (Peripheral Pin Select Input 20)166RPINR32 (Peripheral Pin Select Input 3)161RPINR30 (Peripheral Pin Select Input 3)161RPINR31 (Peripheral Pin Select Input 3)163RPINR32 (Peripheral Pin Select Input 3)168RPINR32 (Peripheral Pin Select Input 3)170RPINR33 (Peripheral Pin Select Input 3)171RPINR34 (Peripheral Pin Select Input 3)171RPINR34 (Peripheral Pin Select Input 3)171RPINR34 (Peripheral Pin Select Input 3)172RPINR7 (Peripheral Pin Select Input 3)162RPOR0 (Peripheral Pin Select Input 3)172

RPOR11 (Peripheral Pin Select Output 11) 178
RPOR12 (Peripheral Pin Select Output 12) 178
RPOR13 (Peripheral Pin Select Output 13) 179
RPOR14 (Peripheral Pin Select Output 14) 179
RPOR16 (Peripheral Pin Select Output 16)
RPOR17 (Peripheral Pin Select Output 17)
RPOR2 (Peripheral Pin Select Output 2) 173
RPOR3 (Peripheral Pin Select Output 3) 174
RPOR4 (Peripheral Pin Select Output 4) 174
RPOR5 (Peripheral Pin Select Output 5) 175
RPOR6 (Peripheral Pin Select Output 6) 175
RPOR7 (Peripheral Pin Select Output 7) 176
RPOR8 (Peripheral Pin Select Output 8) 176
RPOR9 (Peripheral Pin Select Output 9) 177
SEVTCMP (PWM Special Event Compare) 201
SPIxCON1 (SPIx Control 1) 219
SPIxCON2 (SPIx Control 2) 221
SPIxSTAT (SPIx Status and Control) 218
SR (CPU STATUS) 99
SR (CPU Status) 32
STRIGx (PWMx Secondary Trigger Compare Value)
213
T1CON (Timer1 Control) 182
TRGCONx (PWMx Trigger Control) 208
TRIGx (PWMx Primary Trigger Compare Value) 213
TxCON (Timer Control, x = 2) 186
TyCON (Timer Control, y = 3) 187
UxMODE (UARTx Mode) 232
UxSTA (UARTx Status and Control) 234
Reset
Configuration Mismatch93
Illegal Opcode 87, 93
Trap Conflict 93
Uninitialized W Register 87, 93, 94
Reset Sequence
Resets
Resources Required for Digital PFC 23, 26
Resources Required for Digital Phase-Shift ZVT Converter28
Revision History

## S

Serial Peripheral Interface (SPI)				
Software RESET Instruction (SWR)	. 93			
Software Simulator (MPLAB SIM)	283			
Software Stack Pointer, Frame Pointer				
CALL Stack Frame	. 71			
Special Features of the CPU	265			
Symbols Used in Opcode Descriptions	274			

#### Т

Temperature and Voltage Specifications

AC	298, 336
Timer1	181
Timer2/3	183
Timing Diagrams	
Analog-to-Digital Conversion per Input	327
Brown-out Situations	92
External Clock	299
High-Speed PWM	309
High-Speed PWM Fault	309
I/O	302
I2Cx Bus Data (Master Mode)	322
I2Cx Bus Data (Slave Mode)	324
I2Cx Bus Start/Stop Bits (Master Mode)	322
I2Cx Bus Start/Stop Bits (Slave Mode)	324
Input Capture (CAPx)	307

OC/PWM	
Output Compare (OCx)	
Reset, Watchdog Timer, Oscillator Start-up Timer and	
Power-up Timer	
Timer1, 2, 3 External Clock	
Timing Requirements	
External Clock	
I/O	
Input Capture	
SPIx Master Mode (CKE = 0)	
SPIx Module Master Mode (CKE = 1)	
SPIx Module Slave Mode (CKE = 0)	
SPIx Module Slave Mode (CKE = 1)	
Timing Specifications	
10-bit Analog-to-Digital Conversion Requirements 327	
High-Speed PWM Requirements	
I2Cx Bus Data Requirements (Master Mode)	
I2Cx Bus Data Requirements (Slave Mode)	
Output Compare Requirements	
PLL Clock	
Reset, Watchdog Timer, Oscillator Start-up Timer,	

Power-up Timer and Brown-out Reset				
Requirements		304		
Simple OC/PWM Mode Requirements	308,	346		
Timer1 External Clock Requirements	305,	344		
Timer2 External Clock Requirements	306,	345		
Timer3 External Clock Requirements	306,	345		
U				
Universal Asynchronous Receiver Transmitter (UAR				
Using the RCON Status Bits		. 94		
v				
Voltage Regulator (On-Chip)		268		
w				
Watchdog Time-out Reset (WDTO)		. 93		
Watchdog Timer (WDT)	265,	269		
Programming Considerations		269		

## THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

# CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

## **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

## **READER RESPONSE**

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: RE:	Technical Publications Manager Reader Response	Total Pages Sent				
From:	Name					
	Company					
	Address					
	City / State / ZIP / Country					
	Telephone: ()	FAX: ()				
Applic	Application (optional):					
Would	l you like a reply?YN					
Device	e: dsPIC33FJ06GS101/X02 and dsPIC33FJ16GSX02/X04	Literature Number: DS70318F				
Quest	ions:					
1. W	hat are the best features of this document?					
2. H	ow does this document meet your hardware and software o	development needs?				
3. D	<ol> <li>Do you find the organization of this document easy to follow? If not, why?</li> </ol>					
4. W	4. What additions to the document do you think would enhance the structure and subject?					
5. W	5. What deletions from the document could be made without affecting the overall usefulness?					
-						
6. Is	there any incorrect or misleading information (what and whether and whether and whether and whether and whether any incorrect or misleading information (what and whether any incorrect or misleading information (whether any incorrect or misleading incorrect or misleading information (whether any incorrect or misleading incorrect or misleading incorrect or misleading incorrect or	here)?				
7. H	ow would you improve this document?					

## PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

		d	SPIC 33 FJ 06 GS1 02 T - 50 E / SP - XXX	Examples:
Speed (if applica	amily y Size ( ag (if a ble)	(KB) Ippli		<ul> <li>a) dsPIC33FJ06GS102-E/SP: SMPS dsPIC33, 6-Kbyte program memory, 28-pin, Extended temperature, SPDIP package.</li> </ul>
Architecture:	33	=	16-bit Digital Signal Controller	
Flash Memory Family:	FJ	=	Flash program memory, 3.3V	
Product Group:	GS1 GS2 GS4 GS5	= = =	Switch Mode Power Supply (SMPS) family Switch Mode Power Supply (SMPS) family	
Pin Count:	01 02 04	= = =	18-pin 28-pin 44-pin	
Speed	50	=	50 MIPS	
Temperature Range:	I E H		-40°C to+85°C (Industrial) -40°C to+125°C (Extended) -40°C to+150°C (High)	
Package:	PT ML SO SP TL		Plastic Quad Flat, No Lead Package - 6x6x0.9 mm body (QFN-S) Plastic Small Outline - Wide - 7.50 mm body (SOIC)	

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

## QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2009

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2008-2012, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



#### ISBN: 978-1-61341-970-0

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



## **Worldwide Sales and Service**

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support Web Address:

www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Cleveland** Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Chongqing** Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

**China - Hangzhou** Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

**China - Hong Kong SAR** Tel: 852-2401-1200 Fax: 852-2401-3431

**China - Nanjing** Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

**China - Qingdao** Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

## ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

**Japan - Osaka** Tel: 81-66-152-7160 Fax: 81-66-152-9310

**Japan - Yokohama** Tel: 81-45-471- 6166 Fax: 81-45-471-6122

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

**Singapore** Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-5778-366 Fax: 886-3-5770-955

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-330-9305

**Taiwan - Taipei** Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

## EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

**Denmark - Copenhagen** Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820