

CUSTOMER APPROVAL SHEET

Compar	ny Name	
MO	DEL	A050FW02 V0
CUST	OMER	Title:
APPR	OVED	Name:
☐ APPROVAL	FOR SPECIFICAT	FIONS ONLY (Spec. Ver) FIONS AND ES SAMPLE (Spec. Ver) FIONS AND CS SAMPLE (Spec. Ver)

AUO PM: Jesse Kao

P/N: 97.05A10.000

Comment:



 Doc. version :
 0.0

 Total pages :
 28

 Date :
 2009/09/07

Product Specification 5" COLOR TFT-LCD MODULE/PANEL

MODEL NAME: A050FW02 V0 97.05A10.000

>Preliminary Specification>Final Specification

Note: The content of this specification is subject to change.

© 2009 AU Optronics All Rights Reserved, Do Not Copy.



Version:

Page: 1/28

0.0

Record of Revision

Version	Revise Date	Page	Content
0.0			First Draft



Version:

0.0

Page:

2/28

Contents

Α.	General Information	3
В.	Outline Dimension	4
	1. TFT-LCD Module – Front and Rear View	4
C.	Electrical Specifications	5
	1. TFT LCD Panel Pin Assignment	5
	2. Absolute Maximum Ratings	7
	3. Electrical DC Characteristics	7
	4. Electrical AC Characteristics	8
	5. Serial Interface Characteristics	10
	6. Power On/Off Characteristics	16
D.	Optical Specification	17
E.	Touch Screen Panel Specifications	19
	1. FPC Pin Assignment	19
	2. Electrical Characteristics	19
	3. Mechanical Characteristics	20
	4. Life Test Condition	20
	5. Attention	21
F.	Reliability Test Items	22
G.	Packing and Marking	
	1. Packing Form	24
	2. Module/Panel Label Information	25
	3. Carton Label Information	25
н.	Precautions	26



Page: 3/28


A. General Information

For portable PND application, This product is an a-si type Thin Film Transistor Liquid crystal Display (TFT-LCD). This model is composed of a TFT-LCD, a driver, an FPC (flexible printed circuit), a backlight unit and a touch panel.

NO.	ltem	Unit	Specification	Remark
1	Screen Size	inch	5.0(Diagonal)	
2	Display Resolution	dot	480RGB (H) X 272 (V)	
3	Overall Dimension	mm	120.7(H) X 75.8(V) X 4.25(T)	Note 1
4	Active Area	mm	110.88 (H) X 62.832 (V)	
5	Pixel Pitch	mm	0.231 (H) X 0.231 (V)	
6	Color Configuration	ion R. G. B. Stripe		Note 2
7	Color Depth		262K Colors	Note 3
8	NTSC Ratio (Cell)	%	54	
9	Display Mode		Normally White	
10	Panel surface Treatment		Anti-Glare, 3H	
11	Weight	g	80	
12	Power Consumption	mW	930	Note 4
13	Viewing direction		6 o'clock (gray inversion)	

Note 1: Not include blacklight cable and FPC. Refer next page to get further information.

Note 2: Below figure shows dot stripe arrangement.



Note 3: The full color display depends on 18-bit data signal (pin 39~56).


Note 4: Please refer to Electrical Characteristics chapter.



Page: 4/28

B. Outline Dimension

1. TFT-LCD Module – Front and Rear View



ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.



Page: 5/28

C. Electrical Specifications

1. TFT LCD Panel Pin Assignment

Recommended connector: FH26G-67S-0.3SHBW(6)

No.	Pin Name	I/O	Description	Remarks
1	VLED-	Р	Power for LED backlight cathode	
2	VLED+	Р	Power for LED backlight anode	
3	DGND	Р	Grounding for digital circuit	
4	X1	I/O	Touch Panel Right Electrode	
5	Y2	I/O	Touch Panel Bottom Electrode	
6	X2	I/O	Touch Panel Left Electrode	
7	Y1	I/O	Touch Panel Top Electrode	
8	AGND	Р	Grounding for analog circuit	
9	VGH	С	Stabilizing capacitor (2.2uF/16V)	
10	C5M	С	Booster capacitor(2.2uF/6.3V)	
11	C5P	С	Booster capacitor(2.2uF/6.3V)	
12	C1AP	С	Booster capacitor(2.2uF/6.3V)	
13	C1AM	С	Booster capacitor(2.2uF/6.3V)	
14	VGL	С	Stabilizing capacitor (2.2uF/16V+SchottkyDiode: Turn on	
17	VGL		voltage=0.2V)	
15	C1BP	С	Booster capacitor(2.2uF/6.3V)	
16	C1BM	С	Booster capacitor(2.2uF/6.3V)	
17	AGND	Р	Grounding for analog circuit	
18	VCC25	С	Stabilizing capacitor (2.2uF/6.3V)	
19	C4P	С	Booster capacitor(1uF/16V)	
20	C4M	С	Booster capacitor(1uF/16V)	
21	AVDD	Р	Digital and Charge Pump Supply Voltage input pin for booster	
21	AVDD	Г	circuit (3.3V)+(4.7uF/6.3V)	
22	ID2	I/O	Low - low	
23	AGND	Р	Grounding for analog circuit	
24	VCC	С	Stabilizing capacitor (2.2uF/6.3V)	
25	C3P	С	Booster capacitor(1uF/16V)	
26	C3M	С	Booster capacitor(1uF/16V)	
27	ID1	I/O	Connect to PGND on FPC	
28	GRB	I	System reset pin(active low)	
29	PGND	Р	Grounding for booster circuit	
30	DVDD	Р	Digital interface Supple Voltageinput (1.8V/3.3V)+(2.2uF/6.3V)	
31	CAVDD	С	Stabilizing capacitor (4.7uF/10V)	
32	PGND	Р	Grounding for booster circuit	
33	STB	I	Standby control signal	



Page: 6/28

No.	Pin Name	I/O	Description	Remarks		
34	CSB	ı	Chip select pin of serial interface			
35	SDA	I	ata input pin in serial mode			
36	SCL	I	ock input in serial mode			
37	VINT2	С	Stabilizing capacitor (2.2uF/16V)			
38	DEN	I	Display enable pin from controller			
39	В7	I	Blue data			
40	В6	I	Blue data			
41	B5	I	Blue data			
42	B4	I	Blue data			
43	В3	I	Blue data			
44	B2	I	Blue data			
45	G7	I	Green data			
46	G6	I	Green data			
47	G5	I	Green data			
48	G4	I	Green data			
49	G3	I	Green data			
50	G2	I	Green data			
51	R7	I	Red data			
52	R6	I	Red data			
53	R5	I	Red data			
54	R4	I	Red data			
55	R3	I	Red data			
56	R2	I	Red data			
57	NC	-	No connection			
58	NC	-	No connection			
59	CLK	I	Dot-clock and oscillator source			
60	VINT1	С	Stabilizing capacitor(4.7uF/10V)			
61	PGND	Р	Grounding for booster circuit			
62	VINT3	С	Stabilizing capacitor(4.7uF/10V)			
63	VCOMH	С	Stabilizing capacitor(4.7uF/6.3V)			
64	VCOML	С	Stabilizing capacitor(4.7uF/6.3V)			
65	DGND	Р	Grounding for digital circuit			
66	C2P	С	Booster capacitor(1uF/10V)			
67	C2M	С	Booster capacitor(1uF/10V)			

I: input, O: output, P: Power



Page: 7/28

2. Absolute Maximum Ratings

Item	Symbol	Condition	Min.	Max.	Unit	Remark
Analog Power Voltage	AVDD	GND=0	-0.3	5	V	
Logic Power Voltage	DVDD	GND=0	-0.5	5	V	
Input signal voltage	Data	GND=0	-0.3	3.6	٧	Digital Signals

Note 1: Functional operation should be restricted under ambient temperature (25 $^{\circ}$ C).

Note2: Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics chapter.

3. Electrical DC Characteristics

a. Typical Operation Condition (GND = 0V)

Item		Symbol	Min.	Тур.	Max.	Unit	Remark
Analog Power Voltage		AVDD	3.0	3.3	3.6	V	
Digital interface Power Voltage		DVDD	1.7	-	VDD	>	
Digital Input	H Level	VIH	0.7 x DVDD		DVDD	V	
Signal Voltage	L Level	VIL	GND		0.3 x DVDD	V	

b. Current Consumption (GND=0V)

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Input Current for AVDD	I _{VDD}	AVDD=3.3V	-	TBD	1	mA	Note 1, 2
	I _{VDD} (STANDBY)	AVDD=3.3V	ı	TBD		uA	Note 3

Note 1:Test Condition is under typical Eletrical DC and AC characteristics.

Note 2: Test pattern is the following picture.



Note 3:In standby mode, all digital signals are stopped. Ex. DCLK,DE ..etc.




Page: 8/28

c. Backlight Driving Conditions

The backlight (LED module, Note 1) is suggested to drive by constant current with typical value.

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
LED Current	Ι _L		20	22	mA	Note 1
Power Consumption	V_{L}		924	1108.8	mW	
LED Life Time	L	10,000			Hr	Note 2, 3

Note 1:LED backlight is two parallel strings and one LED for each string is as below figure. Suggest to drive by 20mA for each LED string.



Note 2:Define "LED Lifetime": brightness is decreased to 50% of the initial value. LED Lifetime is restricted under normal condition, ambient temperature = 25℃ and LED lightbar current = 20mA

Note 3:If it uses larger LED lightbar voltage/ current more than 20mA, it maybe decreases the LED lifetime.


4. Electrical AC Characteristics

a. Signal AC Characteristics

Parameter	Symbol	Min.	Тур.	Max.	Unit	Remark
DCLK clock time	T _{clk}	83	-	-	ns	Parallel RGB Mode
Clock rising time	T_{rck}	9	ı	-	ns	
Clock falling time	T_fck	9	-	-	ns	
HSD width	T_hwh	1	-	-	DCLK	
HSD period time	T _h	55	-	-	us	
HSD setup time	T _{hsu}	12	-	-	ns	
HSD hold time	T_{hhd}	12	-	-	ns	
VSD width	T _{vwh}	1	=	-	Th	
VSD setup time	T _{vsu}	12	-	-	ns	
VSD hold time	T_{vhd}	12	-	-	ns	
DE setup time	t _{desu}	12	=	-	ns	
DE hold time	t _{dehd}	12	-	-	ns	
Data setup time	t _{dst}	12	-	-	ns	
Data hold time	t _{dhd}	12	-	-	ns	




Page: 9/28




b. Input Timing

Vertical Timing of Input



Horizontal Timing of Input

Parallel RGB Mode Data format





Page: 10/28

Parallel RGB input timing table

PARAMETER	Symbol	Min	Тур	Max	Unit						
DCLK frequency	fclk	5	9	12	MHz						
	Horizontal Signal										
HSD period time	Th	520	525	800	DCLK						
HSD display area	Thd	-	480	-	DCLK						
HSD back porch	Thbp	36	40	255	DCLK						
HSD front porch	Thfp	4	5	65	DCLK						
	Ver	tical Signal									
VSD period time	Tv	277	288	400	Н						
VSD display area	Tvd	-	272	-	Н						
VSD back porch	Tvbp	3	8	31	Н						
VSD front porch	Tvfp	2	8	93	Н						

5. Serial Interface Characteristics


5.1 3-Wire Command Format

The 3-wire communication can be bi-directionally controlled by the "R/W" bit in the address field. The 3-wire engine acts as a "slave mode" at all times, and will not issue any command to the 3-wire bus itself.

Under read mode, the 3-wire engine will return the data during "Data phase". The returned data should be latched at the rising edge of SCL by an external controller. Data in the "Hi-Z phase" will be ignored by the 3-wire engine during write operation, and should be ignored during read operation as well. During read operation, an external controller should float the SDA pin under "Hi-Z phase" and "Data phase".

Each Read/Write operation should be exactly 16 bits. To prevent incorrect setting of the internal register, any write operation with more or less than 16 bits of data during a CSB Low period will be ignored by the 3-wire engine.

To prevent incorrect setting of the internal register, refer to the section "3-Wire Timing Diagram" for detailed timing.





Version:

Page: 11/28

0.0

3-Wire Command Format:

Bit	Description
D15-D10	Register Address [5:0].
D9	W/R control bit. "0" for Write; "1" for Read
D8	Hi-Z bit during read mode. Any data within this bits will be ignored during write mode
D7-D0	Data for the W/R operation to the address indicated by Address phase

3-Wire Writer Format:

MSB															LSB
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Register Address [5:0]						0	Х		DA	TA (Iss	ue by e	xternal	contro	ller)	

3-Wire Read Format:

MSB															LSB
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
Regist	Register Address [5:0]						Hi-Z	DATA	(Issue	by 3-V	Vire en	gine)			


5.2 3-Wire Control Register List

			hhΑ	ress			R/W		MSB			Initi	al value			LSB
NO.	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
									HSDPOL	VSDPOL	CLKPOL	FPOL	NFSEL		00	DITHB
R0	0	0	0	0	0	0	RW(0)	X	0	0	0	0	0	0	0	0
	,	_					D444(0)	.,	0	0		1	STB	GRB	SHLR	UPDN
R1	0	0	0	0	0	1	RW(0)	Х	0	0	0	1	1	1	1	1
R4	0	0	0	1	0	0	R/W(0)	Х	DDL[7:0]							
K4	U	U	U	ı	U	U	R/VV(U)	^	0	0	1	0	1	0	0	0
R5	0	0	0	1	0	1	RW(0)	Х	0 0 0 HDL[4:0]							
11.5	U	U	U	'	U	'	17///(0)	^	U	U	U	0	1	0	0	0
R6	0	0	0	1	1	0	RW(0)	Х	0	VCOMH[6:0]						
KO	U	U	U	ı	ı	U	K/VV(U)	^	0	1	0	0	1	1	0	1
R7	0	0	0	1	1	1	RW(0)	Х	0	VCOML[6:0]						
IXI	U	U	U	'	1		1777(0)	^	0	0	0	1	1	0	1	1
R8	0	0	1	0	0	0	RW(0)	Х				BR	RI[7:0]			
110	0	Ü	'	· ·	Ü		10,000	^	0	1	0	0	0	0	0	0
R9	0	0	1	0	0	1	RW(0)	×				CON	_B[7:0]			
110	0	- C	'	0	J		10,000	^	0	1	0	0	0	0	0	0
R10	0	0	1	0	1	0	RW(0)	X	0		T	S	UB_BRI_R[6:0]	T T	
		Ů	· ·	ŭ	·		(0)	,	,	1	0	0	0	0	0	0
R11	0	0	1	0	1	1	RW(0)	X	0			SI	JB_CON_R	[6:0]		
	ŭ	Ŭ	'	Ŭ			1077(0)	^	Ü	1	0	0	0	0	0	0
R12	0	0	1	1	0	0	RW(0)	X	0			UB_BRI_B[6:0]			
		Ŭ	·	·			(5)	, ,		1	0	0	0	0	0	0
R13	0	0	1	1	0	1	RW(0)	X	0				UB_CON_B			
	-	_	·	·	_		(-)		_	1	0	0	0	0	0	0



Page: 12/28

5.3 Suggested Serial Command Settings




5.4 3-wire Registers Function Description

R0: Timing Controller Function Register

Designation	Address	Description
		Dithering control bit.
DITHB	R0[0]	DITHB="1", Dithering off, (7-bits resolution, truncation last 1-bits of the input
		data) DITHB="0", Dithering on, (Pseudo 8-bits resolution). (Default)
		Narrow display mode selection bit.
NFSEL	R0[3]	NFSEL="1": Narrow display format is enable.
		NFSEL="0": Normally display. (Default)
		VCOM polarity inverse control bit.
FPOL	R0[4]	When FPOL="1", VCOM inverse polarity.
		When FPOL="0", VCOM normal polarity. (Default)
		DCLK polarity control bit.
CLKPOL	R0[5]	CLKPOL="1": Data sampling at DCLK falling edge.
		CLKPOL="0": Data sampling at DCLK rising edge. (Default)
		VSD polarity control bit.
VSDPOL	R0[6]	VSDPOL="1": VSD positive polarity.
		VSDPOL="0": VSD negative polarity. (Default)
		HSD polarity control bit.
HSDPOL	R0[7]	VSDPOL="1": HSD positive polarity.
		VSDPOL="0": HSD negative polarity. (Default)

Narrow display mode





Version:

Page: 13/28

0.0

R1: Timing Controller Function Register

Designation	Address	Description
		Gate driver Up/Down scan control of gate driver.
UPDN	R1[0]	UPDN="1", Shift from up to down, First line=L1->L2->>L543->L544=Last line
OI DIV	ICILO	(Default)
		UPDN="0", Shift from down to up, First line=L544->L543->>L2->L1=Last line
		Right/Left sequence control of source driver.
SHLR	R1[1]	SHLR="1", Shift right: First data=S1->S2->S3>S720=Last data (Default)
		SHLR="0", Shift left: Last data=S1<-S2<-S3 <-S720=First data
		Global reset bit.
GRB	R1[2]	GRB="1", Normal operation. (Default)
		GRB="0", The controller is in reset state.
		Standby mode selection bit.
STB	R1[3]	STB="1", Normal operation. (Default)
	I (I)	STB="0", Timing control, driver and DC-DC converter, are off, and all outputs are
		High-Z.

NOTE: When SHLR="0", input RGB sequence does not need to sweep in serial mode.

R4: Data Delay Setting

Designation	Address		Description	
		Select the HSD sigr	nal to 1'st input data delay timing.	
		DDL[7:0]	DDL function	Unit
		2411	36(Minimum setting for Parallel	
		24H	mode)	
		2011	40(Default setting for Parallel	
DDL[7:0]	R4[7:0]	28H	mode)	
		6CH	108(Minimum setting for Serial	DCLK
		ОСП	mode)	
		78H	120(Default setting for Serial	
		701	mode)	
		FFH	255	

Note: DDL function will be disabled under 8/24 bit DE mode.

R5: HSD Delay Setting

Designatio n	Addres s		Description							
		Select the Gate start pulse output delay timing.								
			HDL[4:0]	HDL function	Unit					
HDL[4:0]	DE[A:0]	5[4:0]	02H	2(minimum						
HDL[4.0]	K3[4.0]		02H	setting)	ПСР					
			08H	8(Default)	HSD					
			1FH	31						

Note: HDL function will be disabled under 8/24 bit DE mode.



Page: 14/28

R6: VCOMH Level Control Register

Designation	Address			Description					
	COMH[6:0] R6[6:0]	VCOMH level adjustment. (20mV/LSB)							
			VCOMH[6:0]	VCOMH level	Unit				
VCOMPIE:01			00H	2.46					
VCOMH[6.0]			1BH	3	V				
			4DH	4	V				
			7FH	5					
OTP_VCOM H	R6[7]	OTP_VCON	•	itched to the 3-wire re the VCOMH level.	gister memory when th	e user			

Note: VCOMH setting have to greater then AVDD.

R7: VCOML Control Register

Designation	Address			Description											
			VCOML le	vel adjustment. (20m\	V/LSB)										
			VCOML[6:0]	VCOML level	Unit										
\/COMI [6:0]	D7[6:0]		00H	-0.46											
VCOML[6:0]	R7[6:0]		1BH	-1(Default)	V										
			4DH	-2	V										
													7FH	-3	
OTP_VCOM L	R7[7]	OTP_VCO	ta source selection reg ML="1", VCOML is swit wants to adjust the \ ML="0", VCOML is read	ched to the 3-wire reg COML level.	•	hen the user									

R8: Brightness Control Register

Designation	Address		Description							
		Brightn	ess level setting; gain chan	ges 1 step/bit						
			BRI[7:0]	Brightness gain						
DDI[7:0]	R8[7:0]		00H	Dark (-64)						
BRI[7:0]			4011	Center (0)						
			40H	(Default)						
			FFH	Bright (+191)						



Page: 15/28

R9: Contrast Control Register

Designation	Address		Description							
		Contra	st level setting; gain change	es (1/64)/bit						
			CON[7:0]	Contrast gain						
CON[7:0]	R9[7:0]		00H	0						
			40H	1(Default)						
			FFH	3.984						

R10: SUB Brightness R Control Register

Designation	Address		Description				
		Red su	b-pixel brightness level sett	ing; setting accuracy: 1 step	/bit		
			SUB_BRI_R[7:0]	R Brightness gain			
SUB_BRI_R [6:0]	R10[6:0]	D10[6:0]		00H	Dark (-64)		
		4011	Center (0)				
			40H	(Default)			
			7FH	Bright (+63)			

R11: SUB_Contrast_R Control Register

Designation	Address		Description			
		Red su	b-pixel contrast level setting	g; gain changes (1/256)/bit		
			SUB_CON_R[7:0]	R Contrast gain		
SUB_CON_ R[6:0] R11[6:0]		00H	0.75			
1 ([0.0]			40H	1(Default)		
			7FH	1.246		

R12: SUB_Brightness_B Control Register

Designation	Address		Description				
SUB_BRI_B [6:0]		Blue su	ıb-pixel brightness level set	ting; setting accuracy: 1 ste	p/bit		
			SUB_BRI_B[7:0]	B Brightness gain			
	R12[6:0]	R12[6:0]	00H	Dark (-64)			
			40H	Center (0)			
				(Default)			
			7FH	Bright (+63)			

R13: SUB Contrast B Control Register

Designation	Address		Description				
		Blue su	ıb-pixel contrast level settin	g; gain changes (1/256)/bit			
			SUB_CON_B[7:0]	B Contrast gain			
SUB_CON_ B[6:0]	R13[6:0]		00H	0.75			
_[0.0]			40H	1(Default)			
			7FH	1.246			




Page: 16/28


6. Power On/Off Characteristics

a. Recommended Power On Sequence

The LCD apopts high voltage driver IC, so it could be permanently damaged under a wrong power on/off sequence. The suggested LCD power sequence is below:



b. Recommended Power Off Sequence



Notes: IC internal default setting STB="1", Normal operation.



Page: 17/28


D. Optical Specification

All optical specification is measured under typical condition (Note 1, 2)

ltem	Symbol	Condition	Min.	Тур.	Max.	Unit	Remark
Response							
Time	Tr	θ=0°	-	7	-	ms	Note 3
Rise	Tf	° °	-	23	-	ms	
Contrast ratio	CR	At optimized viewing	400	500	-		Note 4
Viewing Angle							
Тор			-	40	-		
Bottom		CR≧10	-	60	-	deg.	Note 5
Left			-	70	-		
Right			-	70			
Brightness	Y_{L}	θ=0°	350	400	-	cd/m ²	Note 6
Uniformity			75	-	-	%	Note 7
	Rx	θ=0°	0.521	0.571	0.621		
	Ry	θ=0°	0.279	0.329	0.379		
	Gx	θ=0°	0.289	0.339	0.389		
Charamaticita	Gy	θ=0°	0.535	0.585	0.635		
Chromaticity	Вх	θ=0°	0.095	0.145	0.195		
	Ву	θ=0°	0.017	0.067	0.117		
	Wx	θ=0°	0.26	0.31	0.36		
	Wy	θ=0°	0.28	0.33	0.38		

Note 1: Ambient temperature =25 $^{\circ}$ C, and LED lightbar voltage V_L = 12 V. To be measured in the dark room.

Note 2: To be measured on the center area of panel with a viewing cone of 1° by Topcon luminance meter BM-5A, after 15 minutes operation.



ALL RIGHTS STRICTLY RESERVED. ANY PORTION OF THIS PAPER SHALL NOT BE REPRODUCED, COPIED, OR TRANSFORMED TO ANY OTHER FORMS WITHOUT PERMISSION FROM AU OPTRONICS CORP.




Page: 18/28

Note 3: Definition of response time:

The output signals of photo detector are measured when the input signals are changed from "black" to "white" (falling time) and from "white" to "black" (rising time), respectively.

The response time is defined as the time interval between the 10% and 90% of amplitudes. Refer to figure as below.




Note 4.Definition of contrast ratio:

Contrast ratio is calculated with the following formula.


Contrast ratio (CR) = $\frac{\text{Photo detector output when LCD is at "White" status}}{\text{Photo detector output when LCD is at "Black" status}}$

Note 5. Definition of viewing angle, θ , Refer to figure as below.



Note 6.Measured at the center area of the panel when all the input terminals of LCD panel are electrically opened.

Note 7: Luminance Uniformity of these 9 points is defined as below:



Uniformity = $\frac{\text{minimum luminance in 9 points (1-9)}}{\text{maximum luminance in 9 points (1-9)}}$



Page: 19/28

E. Touch Screen Panel Specifications


1. FPC Pin Assignment

Pin No.	Symbol	I/O	Description
1	X1	I/O	Touch panel right electrode (R)
2	Y2	I/O	Touch panel bottom electrode (B)
3	X2	I/O	Touch panel left electrode (L)
4	Y1	I/O	Touch panel top electrode (U)

2. Electrical Characteristics

ltem		Min.	Тур	Max.	Unit	Remark
Rate DC Voltage		-	-	7	V	
Resistance	X (Film)	300	-	1600	Ω	At connector
Resistance	Y (Glass)	100	-	800	7.7	At connector
Linearity		-1.5%	-	1.5%		Note 1
Response Time		-	-	30	ms	
Insulation Resistance		20	-	-	MΩ	DC 25V

Note 1: Measurement condition of Linearity: difference between actual voltage & theoretical voltage is an error at any points. Linearity is the value max. error voltage divided by voltage difference on active area.



Linearity




Page: 20/28

3. Mechanical Characteristics

ltem	Min.	Max.	Unit	Remark
Hardness of Surface	3	-	Н	JIS K-5600
Operation Force (Pen or Finger)	-	60	gf	Note 1, 2
Chattering	-	10	ms	

Note 1: Within "active area inside 5mm", but not near the active area boundary and on the dot-spacer.


Note 2: Operation force measurement is under test condition as figure below.




4. Life Test Condition

ltem	Min.	Max.	Unit	Remark
Notes Life	10 ⁵		lines	Note 1, 2
Input Life	10 ⁶		times	Note 1, 3

Note 1: Notes Life test condition (by pen): slide on central 2/3 of active area and use R 0.8mm polyacecal pen, input force : 250gf, frequency : 60mm/sec. Sliding from A to B complete 1 time. shown as figure.



Note 2: Input Life test condition (by finger): test position on active area center and use R8.0mm silicon rubber (hardness 60°), test force: 250gf, frequency: 2times/sec. shown as figure.






Page: 21/28

5. Attention

Please pay attention for below matters at mounting design of touch panel of LCD module.

- 1) Do not design casing opening area pressing the active area to prevent from miss input. Suggest casing opening area shown as mechanical drawing. Suggest the gap between caseing and touch panel surface at least 0.5mm to avoid miss input.
- 2) Cushion area must not contact with active area. Suggest cushion area shown as mechanical drawing.
- 3) Use elastic or non-conductive material to enclosure touch panel.
- 4) Do not bond film of touch panel with casing.
- 5) The touch panel edge is conductive. Do not touch it with any conductive part after mounting.



- 6) If user wants to cleaning touch panel by air gun, pressure 2kg/cm² below is suggested. Not to blow glass from FPC site to prevent FPC peeled off.
- 7) Do not put a heavy shock or stress on touch panel and film surface. Ex. Don't lift the panel by film face with vacuum.
- 8) Do not lift LCD module by FPC.
- 9) Please use dry cloth or soft cloth with neutral detergent (after wring dry) or one with ethanol at cleaning. Do not use any organic solvent, acid or alkali liquor.
- 10) Do not pile touch panel. Do not put heavy goods on touch panel.



Page: 22/28

F. Reliability Test Items

No.	Test items	Condit	tions	Remark
1	High Temperature Storage	Ta= 80°C	240Hrs	
2	Low Temperature Storage	Ta= -30°C	240Hrs	
3	High Ttemperature Operation	Tp= 70°C	240Hrs	
4	Low Temperature Operation	Ta= -20°C	240Hrs	
5	High Temperature & High Humidity	Tp= 60°C, 90% RH	240Hrs	Operation
6	Heat Shock	-30 ~ 80℃,	30 cycles	
7	Electrostatic Discharge	Contact = ± 4 kV, class B Air = ± 8 kV, class B		Note 4
8	Image Sticking	25℃ , 5hrs		Note 5
10	Vibration		1.3mm 2.9G ,33.3~400Hz lirection of X,Y,Z	Non-operation JIS C7021, A-10 condition A : 15 minutes
11	Mechanical Shock	100G . 6ms, 3 times for ea		Non-operation JIS C7021, A-7 condition C
12	Vibration (With Carton)	Random v 0.015G ² /Hz fro –6dB/Octave fro	om 5~200Hz	IEC 68-34
13	Drop (With Carton)	Height: 1 corner, 3 edge		

Note 1: Ta: Ambient Temperature. Tp: Panel Surface Temperature

Note 2: In the standard conditions, there is not display function NG issue occurred. All the cosmetic specification is judged before the reliability stress.

Note 3: All the cosmetic specification is judged before the reliability stress.




Page: 23/28

Note 4 : All test techniques follow IEC6100-4-2 standard.

Test Condition		Note
Pattern		
Procedure And Set-up	Contact Discharge : 330Ω, 150pF, 1sec, 8 point, 25times/point Air Discharge : 330Ω, 150pF, 1sec, 8 point, 25times/point	
Criteria	B – Some performance degradation allowed. No data lost. Self-recoverable hardware failure.	
Others	Gun to Panel Distance No SPI command, keep default register settings.	

Note 5: Operate with chess board pattern as figure and lasting time and temperature as the conditions.

Then judge with 50% gray level, the mura is less than JND 2.8








Version:

Page: 24/28

0.0

G. Packing and Marking

1. Packing Form





0.0 Version:

25/28 Page:

2. Module/Panel Label Information

The module/panel (collectively called as the "Product") will be attached with a label of Shipping Number which represents the identification of the Product at a specific location. Refer to the Product outline drawing for detailed location and size of the label. The label is composed of a 22-digit serial number with the following definition:

ABCDEFGHIJKLMNOPQRSTUV

For internal system usage and production serial numbers.

-AUO Module or Panel factory code, represents the final production factory to complete the Product Product version code, ranging from 0~9 or A~Z (for Version after 9)

·Week Code, the production week when the product is finished at its production process

Example:

501M06ZL06123456781Z05:

Product Manufacturing Week Code: WK50

Product Version: Version 1

Product Manufactuing Factory: M06

3. Carton Label Information

The packing carton will be attached with a carton label where packing Q'ty, AUO Model Name, AUO Part Number, Customer Part Number (Optional) and a series of Carton Number in 13 or 14 digits are printed. The Carton Number is apparing in the following format:

ABC-DEFG-HIJK-LMN

DEFG appear after first "-" represents the packing date of the carton Date from 01 to 31

Month, ranging from 1~9, A~C. A for Oct, B for Nov and C for Dec.

A.D. year, ranging from 1~9 and 0. The single digit code reprents the last number of the year

Refer to the drawing of packing format for the location and size of the carton label.



Page: 26/28

H. Precautions

 Do not twist or bend the module and prevent the unsuitable external force for display module during assembly.

- 2. Adopt measures for good heat radiation. Be sure to use the module with in the specified temperature.
- 3. Avoid dust or oil mist during assembly.
- 4. Follow the correct power sequence while operating. Do not apply the invalid signal, otherwise, it will cause improper shut down and damage the module.
- 5. Less EMI: it will be more safety and less noise.
- 6. Please operate module in suitable temperature. The response time & brightness will drift by different temperature.
- 7. Avoid to display the fixed pattern (exclude the white pattern) in a long period, otherwise, it will cause image sticking.
- 8. Be sure to turn off the power when connecting or disconnecting the circuit.
- 9. Polarizer scratches easily, please handle it carefully.
- 10. Display surface never likes dirt or stains.
- 11. A dewdrop may lead to destruction. Please wipe off any moisture before using module.
- 12. Sudden temperature changes cause condensation, and it will cause polarizer damaged.
- 13. High temperature and humidity may degrade performance. Please do not expose the module to the direct sunlight and so on.
- 14. Acetic acid or chlorine compounds are not friends with TFT display module.
- 15. Static electricity will damage the module, please do not touch the module without any grounded device.
- 16. Do not disassemble and reassemble the module by self.
- 17. Be careful do not touch the rear side directly.
- 18. No strong vibration or shock. It will cause module broken.
- 19. Storage the modules in suitable environment with regular packing.
- 20. Be careful of injury from a broken display module.
- 21. Please avoid the pressure adding to the surface (front or rear side) of modules, because it will cause the display non-uniformity or other function issue.