ETR0202_002

Voltage Detectors, Delay Circuit Built-In

■GENERAL DESCRIPTION

The XC61F series are highly accurate, low power consumption voltage detectors, manufactured using CMOS and laser trimming technologies. A delay circuit is built-in to each detector.

Detect voltage is extremely accurate with minimal temperature drift.

Both CMOS and N-channel open drain output configurations are available.

Since the delay circuit is built-in, peripherals are unnecessary and high density mounting is possible.

■APPLICATIONS

- Microprocessor reset circuitry
- Memory battery back-up circuits
- ●Power-on reset circuits
- Power failure detection
- System battery life and charge voltage monitors
- Delay circuitry

■FEATURES

Highly Accurate : ± 2%

 $\textbf{Low Power Consumption} \quad : 1.0\,\mu\,\text{A(TYP.)[VIN=2.0V]}$

Detect Voltage Range : 1.6V ~ 6.0V in 100mV increments

Operating Voltage Range : 0.7V ~ 10.0V Detect Voltage Temperature Characteristics

:±100ppm/°C(TYP.)

Built-In Delay Circuit : 1 1ms ~ 50ms

② 50ms ~ 200ms

③ 80ms ~ 400ms

Output Configuration : N-channel open drain or CMOS Small Packages : SOT-23 (250mW)

: 00T 20 (200111V

: SOT-89 (500mW) : TO-92 (300mW)


* No parts are available with an accuracy of ± 1%

■TYPICAL APPLICATION CIRCUITS

V_{IN} V_{IN} V_{OUT} V_{OUT} V_{OUT} V_{OUT} V_{OUT} V_{SS} V_{SS}


■TYPICAL PERFORMANCE CHARACTERISTICS

Release Delay Time vs. Ambient Temperature



Ambient Temperature:Ta(°C)

■PIN CONFIGURATION



■PIN ASSIGNMENT

PIN NUMBER				PIN NAME	FUNCTION
SOT-23	SOT-89	TO-92 (T)	TO-92 (L)	FININAIVIE	TONCTION
3	2	2	1	Vin	Supply Voltage Input
2	3	3	2	Vss	Ground
1	1	1	3	Vout	Output

■ PRODUCT CLASSIFICATION


Ordering Information

XC61F 1234567


DESIGNATOR	DESCRIPTION	SYMBOL	DESCRIPTION
(1)	Output Configuration	С	: CMOS output
	Output Configuration	N	: N-ch open drain output
2 3	Detect Voltage	16 ~ 60	: e.g. 2.5V → ②2, ③5
2 3	Delect voltage	10 ~ 00	: e.g. 3.8V → ②3, ③8
		1	: 50ms ~ 200ms
4	Release Output Delay	4	: 80ms ~ 400ms
		5	: 1ms ~ 50ms
5	Detect Accuracy	2	: Within ± 2.0%
6		M	: SOT-23
	Dookowa	Р	: SOT-89
•	Package	Т	: TO-92 (Standard)
		L	: TO-92 (Custom pin configuration)
		R	: Embossed tape, standard feed
7	Device Orientation	L	: Embossed tape, reverse feed
	Device Offeritation	Н	: Paper type (TO-92)
		В	: Bag (TO-92)

■BLOCK DIAGRAMS

(1) CMOS output



(2) N-channel open drain output



■ABSOLUTE MAXIMUM RATINGS

Ta = 25°C

PARAMETER		SYMBOL	RATINGS	UNITS	
Input Voltage		VIN	12.0	V	
Output Current		Іоит	50	mA	
Output Voltage	CMOS CMOS		Vss -0.3 ~ Vin + 0.3	٧	
Output voltage	N-ch open drain	Vout	Vss -0.3 ~ 9	V 	
	SOT-23	Pd	250		
Power Dissipation	SOT-89		500	mW	
	TO-92		300		
Operating Temperature Range		Topr	-30~+85	°C	
Storage Temperature Range		Tstg	-40 ~ +125	°C	

■ELECTRICAL CHARACTERISTICS

Ta = 25°C

PARA	METER	SYMBOL	CONDITIO	ONS	MIN.	TYP.	MAX.	UNITS	CIRCUIT
Detect	Voltage	VDF			VDF(T) x 0.98	VDF(T)	VDF(T) x 1.02	V	1
Hysteres	sis Width	VHYS			VDF x 0.02	VDF x 0.05	VDF x 0.08	V	1)
				VIN = 1.5V	-	0.9	2.6		
				VIN = 2.0V	-	1.0	3.0	ĺ	
Supply	Current	Iss		VIN = 3.0V	-	1.3	3.4	μΑ	2
				VIN = 4.0V	-	1.6	3.8		
				VIN = 5.0V	-	2.0	4.2]	
Operatin	g Voltage	Vin	VDF= 1.6V to	o 6.0V	0.7	-	10.0	V	1
				VIN = 1.0V	1.0	2.2	-		
			VIN = 2.0V	3.0	7.7	-			
			N-ch VDS =0.5V	VIN = 3.0V	5.0	10.1	-		3
Output	Current	louт	VIN = 4.0V	6.0	11.5	-	mA	1	
				VIN = 5.0V	7.0	13.0	-		
		P-ch V _{DS} =2.1V (CMOS Output)	VIN = 8.0V	-	-10.0	-2.0		4	
Leak	CMOS Output	lleak	V 40.0V V	10.0\/	-	0.01	-		3
Current	Nch Open Drain	пеак	$V_{IN} = 10.0V$, $V_{OUT} = 10.0V$		-	0.01	0.1	μΑ	<u> </u>
Detect Voltage Temperature Characteristics		-	±100	-	ppm/ °C	-			
Paleasa F	Delay Time				50	-	200		
	UT inversion)	TDLY*	VIN changes from	0.6V to 10V	80		400	ms	5
(V DIX	or inversion)		-		1		50		

VDF (T): Setting detect voltage value Release Voltage: VDR = VDF + VHYS

Note: The power consumption during power-start to output being stable (release operation) is 2μ A greater than it is after that period (completion of release operation) because of delay circuit through current.

^{*} Release Delay Time: 1ms to 50ms & 80ms to 400ms versions are also available.

■ OPERATIONAL EXPLANATION


●CMOS output

- ① When a voltage higher than the release voltage (VDR) is applied to the voltage input pin (VIN), the voltage will gradually fall. When a voltage higher than the detect voltage (VDF) is applied to VIN, output (VOUT) will be equal to the input at VIN.
 - Note that high impedance exists at VouT with the N-channel open drain configuration. If the pin is pulled up, VouT will be equal to the pull up voltage.
- ② When VIN falls below VDF, VOUT will be equal to the ground voltage (VSS) level (detect state). Note that this also applies to N-channel open drain configurations.
- (VMIN) output will become unstable. Because the output pin is generally pulled up with N-channel open drain configurations, output will be equal to pull up voltage.
- When VIN rises above the Vss level (excepting levels lower than minimum operating voltage), Vo∪T will be equal to Vss until VIN reaches the VDR level.
- (5) Although VIN will rise to a level higher than VDR, VOUT maintains ground voltage level via the delay circuit.
- ⑥ Following transient delay time, VIN will be output at VOUT. Note that high impedance exists with the N-channel open drain configuration and that voltage will be dependent on pull up.

Notes:

- 1. The difference between VDR and VDF represents the hysteresis range.
- 2. Release delay time (t_{DLY}) represents the time it takes for VIN to appear at VouT once the said voltage has exceeded the VDR level.

Timing Chart



■ DIRECTIONS FOR USE

Notes on Use

- 1. Please use this IC within the stated maximum ratings. The IC is liable to malfunction should the ratings be exceeded.
- 2. When a resistor is connected between the VIN pin and the input with CMOS output configurations, oscillation may occur as a result of voltage drops at RIN if load current (IOUT) exists. It is therefore recommend that no resistor be added. (refer to Oscillation Description (1) below)
- 3. When a resistor is connected between the VIN pin and the input with CMOS output configurations, irrespective of N-ch output configurations, oscillation may occur as a result of through current at the time of voltage release even if load current (IOUT) does not exist. (refer to Oscillation Description (2) below)
- 4. With a resistor connected between the VIN pin and the input, detect and release voltage will rise as a result of the IC's supply current flowing through the VIN pin.
- 5. If a resistor (RIN) must be used, then please use with as small a level of input impedance as possible in order to control the occurrences of oscillation as described above.
 - Further, please ensure that RIN is less than $10k\Omega$ and that CIN is more than $0.1\,\mu$ F (Figure 1). In such cases, detect and release voltages will rise due to voltage drops at RIN brought about by the IC's supply current.

Oscillation Description

(1) Oscillation as a result of output current with the CMOS output configuration:

When the voltage applied at IN rises, release operations commence and the detector's output voltage increases. Load current (IOUT) will flow through RL. Because a voltage drop (RIN x IOUT) is produced at the RIN resistor, located between the input (IN) and the VIN pin, the load current will flow via the IC's VIN pin. The voltage drop will also lead to a fall in the voltage level at the VIN pin. When the VIN pin voltage level falls below the detect voltage level, detect operations will commence. Following detect operations, load current flow will cease and since voltage drop at RIN will disappear, the voltage level at the VIN pin will rise and release operations will begin over again.

Oscillation may occur with this " release - detect - release " repetition.

Further, this condition will also appear via means of a similar mechanism during detect operations.

(2) Oscillation as a result of through current:

Since the XC61F series are CMOS ICs, through current will flow when the IC's internal circuit switching operates (during release and detect operations). Consequently, oscillation is liable to occur during release voltage operations as a result of output current which is influenced by this through current (Figure 3).

Since hysteresis exists during detect operations, oscillation is unlikely to occur.





Figure 1. When using an input resistor



■ DIRECTIONS FOR USE (Continued)

Oscillation Description (Continued)




Figure 2. Oscillation in relation to output current







Figure 3. Oscillation in relation to through current


■TEST CIRCUITS




//










^{*}Not necessary with CMOS output products.

60

80

5

■TYPICAL PERFORMANCE CHARACTERISTICS



0.7V

0.6

8.0

1.0

0

0

0.2

0.4

V_{DS} (V)

1.0V

1.0

V_{DS} (V)

1.5

2.0

0.5

0.0

TOIREX 9/14

2.5

2.0

1.5V

1.5

V_{DS} (V)

10


0.0


0.5


1.0

■TYPICAL PERFORMANCE CHARACTERISTICS (Continued)


(4) N-Channel Driver Output Current vs. VDS (Continued)










(5) N-Channel Driver Output Current vs. Input Voltage










(6) P-Channel Driver Output Current vs. Input Voltage






(7) Release Delay Time vs. Ambient Temperature









■TYPICAL PERFORMANCE CHARACTERISTICS (Continued)

(8) Release Delay Time vs. Input Voltage




■ PACKAGING INFORMATION


●SOT-23



●SOT-89




●TO-92



■MARKING RULE

●SOT-23, SOT-89



①Represents integer of detect voltage and output configuration CMOS output (XC61FC series)

MARK	CONFIGURATION	VOLTAGE (V)
Α	CMOS	0.x
В	CMOS	1.x
С	CMOS	2.x
D	CMOS	3.x
Е	CMOS	4.x
F	CMOS	5.x
Н	CMOS	6.x

N-channel open drain (XC61FN series)

MARK	CONFIGURATION	VOLTAGE (V)
K	N-ch	0.x
L	N-ch	1.x
M	N-ch	2.x
N	N-ch	3.x
Р	N-ch	4.x
R	N-ch	5.x
S	N-ch	6.x


2) Represents decimal number of detect voltage

entoproconto documar nambor or dotoct voltago					
MARK	VOLTAGE (V)	MARK	VOLTAGE (V)		
0	x.0	5	x.5		
1	x.1	6	x.6		
2	x.2	7	x.7		
3	x.3	8	x.8		
4	x.4	9	x.9		

3 Represents delay time

VOLTAGE (V)	DELAY TIME
5	50 ~ 200ms
6	80 ~ 400ms
7	1 ~ 50ms

●TO-92



①Represents output configuration

MARK	OUTPUT CONFIGURATION
С	CMOS
N	N-ch

2), 3 Represents detect voltage

MA	VOLTAGE (V)	
2	3	VOLIAGE (V)
3	3	3.3
5	0	5.0

4 Represents delay time

MARK	DELAY TIME
1	50ms ~ 200ms
4	80ms ~ 400ms
5	1ms ~ 50ms

⑤Represents detect voltage accuracy

MARK	DETECT VOLTAGE ACCURACY
2	Within <u>+</u> 2%

6 Represents a least significant digit of the production year (ex.)

MARK		PRODUCTION YEAR
	3	2003
	4	2004

TRepresents production lot number

0 to 9, A to Z repeated (G, I, J, O, Q, W expected)

- 1. The products and product specifications contained herein are subject to change without notice to improve performance characteristics. Consult us, or our representatives before use, to confirm that the information in this catalog is up to date.
- 2. We assume no responsibility for any infringement of patents, patent rights, or other rights arising from the use of any information and circuitry in this catalog.
- 3. Please ensure suitable shipping controls (including fail-safe designs and aging protection) are in force for equipment employing products listed in this catalog.
- 4. The products in this catalog are not developed, designed, or approved for use with such equipment whose failure of malfunction can be reasonably expected to directly endanger the life of, or cause significant injury to, the user.
 - (e.g. Atomic energy; aerospace; transport; combustion and associated safety equipment thereof.)
- Please use the products listed in this catalog within the specified ranges.
 Should you wish to use the products under conditions exceeding the specifications, please consult us or our representatives.
- 6. We assume no responsibility for damage or loss due to abnormal use.
- 7. All rights reserved. No part of this catalog may be copied or reproduced without the prior permission of Torex Semiconductor Ltd.

TOREX SEMICONDUCTOR LTD.