

GENERAL DESCRIPTION

The NJU6423B is a 1 Chip Dot Matrix LCD controller driver for up to 20-character 2-line display.

It contains voltage converter, bleeder resistance, CR oscillator, microprocessor interface circuits, instruction decoder controller, character generator ROM/RAM and high voltage operation common and segment drivers.

The voltage converter and bleeder resistance generates about twofold voltage(10V or 6V) and bias voltage for LCD driving waveform internally from single power supply (5V or 3V).Consequently, high-contrast display can be performed though the simple power supply circuits.

The resistance and capacitance for CR oscillation circuits are incorporated, therefore no external components for the oscillation circuits are required.

The microprocessor interface circuits which operate by 2MHz frequency, can be connected directly to 4/8 bit microprocessor.

The character generator consists of 9,600bits ROM and 64 bytes RAM. The standard version ROM is coded with 240 characters including capital and small letter fonts and some of Japanese fonts.

The high voltage operation 32-common and 50-segment drivers operate up to 13.5V or 7V, and drive up to 20character 2-line LCD panels which divided four common electrode blocks.

FEATURES

- 20-character 2-line Dot Matrix LCD Controller Driver
- 4/8 Bit Microprocessor Direct Interface
- Display Data RAM 80 x 8 bits ; Maximum 20-character 2-line Display
- Character Generator ROM 9,600 bits ; 240 Characters for 5 x 7 Dots
- Character Generator RAM 64 x 8 bits ; 8 Patterns(5 x 7 Dots)
- Microprocessor can access to Display Data RAM and Character Generator RAM
- High Voltage LCD Driver ; 32-common / 50-segment
- Programmable Duty Ratio ; 1/16 Duty for 5 x 7 Dots + Cursor, 1 Line 1/32 Duty for 5 x 7 Dots + Cursor, 2 Lines

Number of Maximum Display Characters

Display Line	Duty	Font	Max. Disp. Characters
1 Line	1/16 duty	5 x 7 dots + cursor	20-character 1-line
2 Lines	1/32 duty	5 x 7 dots + cursor	20-character 2-line

 Useful Instruction Set ; Clear Display, Return Home, Display ON/OFF Cont, Cursor ON/OFF Cont, Display Blink, Cursor Shift, Character Shift

-New Japan Radio Co., Ltd.

Power On Initialize Circuit On-chip

- Bleeder Resistance On-chip
- Voltage Converter On-chip
- Oscillation Circuit On-chip
- Low Power Consumption
- Operating Voltage --- 5 V / 3 V
- Package Outline --- Chip / QFP 100 / TCP
- C-MOS Technology


PACKAGE OUTLINE




NJU6423BF

■ PIN CONFIGURATION (NJU6423B)

JRC



BLOCK DIAGRAM



5

-New Japan Radio Co., Ltd.

TERMINAL DESCRIPTION

NO.	SYMBOL.	FUNCTION
53	Vdd	Power Source (+5V/+3V)
47	Vss	Power Source (OV)
54	RS	Register selection signal input(Pull-up resistance On-chip) "O": Instruction Register (Writing) Busy Flag, Address Counter (Reading) "1": Data Register (Writing/Reading)
55	R/W	Read/Write selection signal input(Pull-up Resistance On-chip) "O" : Write , "1" : Read
56	E ·	Read/Write activation signal input
61~64	DB₄∼DB7	3-state Data Bus(Upper) to transfer the data between MPU and NJU6423B. DB7 is also used for the Busy Flag reading.
57~60	DB₀∼DB₃	3-state Data Bus(Lower) to transfer the data between MPU and NJU6423B. These bus are not used in the 4bit operation.
15~22 23~30 31~38 39~46	COM 9~COM16 COM25~COM32 COM24~COM17 COM 8~COM 1	LCD Common driving signal No use terminals output no-active signal, or COM17~COM32 output no-active signal in the 1/16 duty operation.
1~14 65~100	SEG ₃₇ ~SEG ₅₀ SEG 1~SEG ₃₆	LCD Segment driving signal
51 50	C1 C2	Capacitor for Voltage Doubler Connecting Terminal (+) Capacitor for Voltage Doubler Connecting Terminal (-)
52	Vci	Input Terminal for Voltage Doubler (Normally $V_{ci} = V_{DD}$)
49	Vout	Voltage Doubler Output Terminal
48	Tclk	Maker Testing Terminal (Normally Open)

5

FUNCTIONAL DESCRIPTION

(1) Description for each blocks

(1-1) Register

The NJU6423B incorporates two 8-bit registers, an Instruction Register(IR) and a Data Register(DR). The Register(IR) stores instruction codes such as "Clear Display" and "Return Home", and address data for Display Data RAM(DD RAM) and Character Generator RAM(CG RAM).

The MPU can write the instruction code and address data to the Register(IR), but it cannot read out from the Register(IR).

The Register(DR) is a temporary stored register, the data stored in the Register(DR) is written into the DD RAM or CG RAM and read out from the DD RAM or CG RAM.

The data in the Register(DR) written by the MPU is transferred automatically to the DD RAM or CG RAM by internal operation.

When the address data for the DD RAM or CG RAM is written into the Register(IR), the addressed data in the DD RAM or CG RAM is transferred to the Register(DR). By the MPU read out the data in the Register(DR), the data transmitting process is performed completely.

After reading the data in the Register(DR) by the MPU, the next address data in the DD RAM or CG RAM is transferred automatically to the Register(DR) to provide for the next MPU reading. These two registers are selected by the selection signal RS as shown below.

Table 1. shows register operation controlled by RS and R/W signals.

RS	R/W	Selected Register	Operation
0	0	LD	Write
0	1	IK	Read busy flag(DB7) and address counter(DB $_{0}\sim$ DB $_{6}$)
1	0	DD	Write (Register(DR) to DD RAM or CG RAM)
1	1	DR	Read (DD RAM or CG RAM to Register(DR))

Table 1. Register Operation

(1-2) Busy Flag (BF)

When the internal circuits are in the operation mode, the busy flag(BF) is "1", and any instruction reading is inhibited.

The busy flag(BF) is output at DB7 when RS="0" and R/W="1" as shown in Table 1.

The next instruction should be written after the busy flag(BF) goes to "O".

(1-3) Address Counter (AC)

The address counter(AC) addressing the DD RAM and CG RAM.

When the address setting instruction is written into the Register(IR), the address information is transferred from Register(IR) to the Counter(AC). The selection of either the DD RAM or CG RAM is also determined by this instruction.

After writing (or reading) the display data to (or from) the DD RAM or CG RAM, the Counter (AC) increments (or decrements) automatically.

The address data in the Counter(AC) is output from $DB_6 \sim DB_0$ when RS="0" and R/W="1" as shown in Table 1.

New Japan Radio Co., Ltd.

5



(1-4) Display Data RAM (DD RAM)

The display data RAM (DD RAM) consists of 80 x 8 bits stores up to 80-character display data represented in 8-bit code.

The unused display data memory area in the DD RAM can be used as a general data memory area. The DD RAM address data set in the address counter(AC) is represented in Hexadecimal.

←Higher order bit Lower order bit→ (Example) DD RAM address "4E "												
$AC AC_{6} AC_{5} AC_{4} AC_{3} AC_{2} AC_{1} AC_{0} 1 0 0 1 1 1 0$												
$\leftarrow \text{Hexadecimal} \rightarrow \leftarrow \text{Hexadecimal} \rightarrow \leftarrow 4 \leftarrow E \rightarrow$												
(1-4-1) 20-character 1-line Display (Function set code N=0)												
The relation between DD RAM address and display position on the LCD is shown below.												
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 -Display Position												
ine 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F 10 11 12 13 ←DD RAM Address (Hexadecimal)												
When the display shift is performed, the DD RAM address changes as follows:												
(Left Shift Display)												
(00)← 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F 10 11 12 13 14												
(Right Shift Display)												
$4F 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F 10 11 12 \rightarrow (13)$												
(1-4-2) 20-character 2-line Display (Function set code N=1)												
The relation between DD RAM address and display position on the LCD is shown below.												
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$												
Line 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F 10 11 12 13 CD RAM Address												
Line $\begin{bmatrix} 40 & 41 & 42 & 43 & 44 & 45 & 46 & 47 & 48 & 49 & 4A & 4B & 40 & 4D & 4E & 4F & 50 & 51 & 52 & 53 \end{bmatrix}$												
Note : In the 2-line display mode, the 1st and 2nd line address are defined as $(00)_{\rm H}$ to $(27)_{\rm H}$ and $(40)_{\rm H}$ to $(67)_{\rm H}$. Please note that the end of 1st line address and												
the beginning of 2nd line address are not consecutive.												
When the display shift is performed, the DD RAM address changes as follows:												
(Left Shift Display)												
(00) ← 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F 10 11 12 13 14												
(40) ← 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4E 4F 50 51 52 53 54												
(Right Shift Display) 27 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F 10 11 12 →(13)												
$\begin{bmatrix} 67 & 40 & 41 & 42 & 43 & 44 & 45 & 46 & 47 & 48 & 49 & 4A & 4B & 4C & 4D & 4E & 4F & 50 & 51 & 52 & \rightarrow(53) \end{bmatrix}$												
$\begin{bmatrix} 67 & 40 & 41 & 42 & 43 & 44 & 45 & 46 & 47 & 48 & 49 & 4A & 4B & 4C & 4D & 4E & 4F & 50 & 51 & 52 \\ \hline & & & & & & & & & & & & & & & & & &$												

-New Japan Radio Co.,Ltd.



(1-5) Character Generator ROM (CG ROM)

The Character Generator ROM(CG ROM) generates 5 x 7 dots character pattern represented in 8bit character codes.

The storage capacity is up to 240 kinds of 5 x 7 dots character pattern.

The correspondence between character code and standard character pattern of NJU6423B is shown in Table 2-1 to 2-3.

-New Japan Radio Co., Ltd.

User-defined character patterns (Custom Font) are also available by mask option.

\square		Upper 4 bit (Hexadecimal)															
		0	1	2	3	4	5	6	7	8	9	A	В	C	D	E	F
	0	CG RAM (01)						••							····.		
	1	(02)		•					·:::								
	2	(03)							····					::: .·	.::	::::	
	3	(04)			••		::	:	:			:			÷	:	::: : :
	4	(05)		·::::	÷.		-		·			·.				<u> </u>	
	5	÷ 06 1		** •**:::	•				II			::		 			
(Hexadecimal)	6	:07)			÷:				۱ ۱				<u>.</u>	••••			
	7	(08)		:	:				11								.
er 4 bit	8	(01)										·:		···:- ··:-	·.		
Lower	9	102).			·		:: :		·!			·····				:	:;
	A	(03)			::	•									·		::::
	В	(04)			::							.:				:::	
	С	(05)		::								1:	:		:	::::-	::: :
	D	(06)												••••			
	E	(07)		::										:::	•••		
	F	(08)					•••••	::	÷			• : :	·				

Table 2-1. CG ROM Character Pattern (ROM version -01)

JRC

5

\square								Uppe	er 4 b	its (Hexa	decim	al)			···· .	
		0	1	2	3	4	5	6	7	8	9	A	В	C	D	E	F
	0	CG RAM (01)						••	.				•••••				:::·
	1	(02)							•::::						<u>ن</u>		
	2	(03)		::					ŀ	<u></u>		:	·:		.::	: :::	
	3	(04)			••	l	::	: <u></u> .	:						÷	÷::.	::::
	4	(05)	·:		÷.				·	•		·.		.		. •	
_	5	(06)		··	••		!		II			::		 			••
lecimal	6	(07)			÷:		·•		÷:					••••		<u></u>	:
4 bits (Hexadecimal	7	(08)		:					11	:						•	
4 bits	8	(01)									·	.:		·····			
Lower	9	(02)							·!			::::			11	•• :	·
	A	(03)	֥	::::	:: ::	•								·-	·		:::::
	В	(04)	:	!	::						::::.	;: †				::	
	С	(05)		:	·:.						·	·:::	:		:	::::	
	D	(06)		•••••				[].]						••••		÷	
	E	(07)		::			···.	: ``i					· 	····· • • •			
	F	(08)						::	.÷.			• : :	·			::	

Table 2-2. CG ROM Character Pattern (ROM version -02)

\square							Up	oper 4	bits	(Hex	adeci	mal)	<u></u>				
		0	1	2	3	4	5	6	7	8	9	A	В	С	D	E	F
	0	CG RAM (01)	·····					:	¦ ∙	:			•	i.			Т.:
	1	(02)		:	1.				·:::]	·	::::		••			·	! :•
	2	(03)		::					!				••	::::			
	3	(04)	.: .: .		••	·	: 	:			::		••			÷	
	4	(05)		::::			****	•		•	:::	:	•			·	
	5	(06)		*** •**	•		!		l <u>.</u>	·	:::						Ŧ
cimal)	6	(07)					·!		۱ _{۰,} ۱		 !!			•			j
(Hexade	7	(08)		:					<u>.</u>	::::	·. ••			··:.		€	11
Lower 4 bits (Hexadecimal	8	(01)										•		·!:	•••••	₩	
Lower	9	(02)		.:	·!		:: :		·i					•			÷
	A	(03)		·	:: ::	•		•								.	
	В	(04)	Ĩ		::								*::			1	
	С	(05)		:												:	
	D	(06)	:::	•••••												71.	
	E	(07)		::				! '''	••••				•				
	F	(08)									:·						

Table 2-3. CG ROM Character Pattern (ROM version -03)



(1-6) Character Generator RAM (CG RAM)


The character generator RAM (CG RAM) can store any kind of character pattern in 5 x 7 dots written by the user program to display user's original character pattern. The CG RAM can store 8 kinds of character in 5 x 7 dots mode.

To display user's original character pattern stored in the CG RAM, the address data $(00)_{H}$ - $(07)_{\rm H}$ or $(08)_{\rm H} - (0F)_{\rm H}$ should be written to the DD RAM as shown in Table 2-1 to 2-3.

Table 3. shows the correspondence among the character pattern, CG RAM address and Data. Unused memory area of the CG RAM can also be used as the general data memory area.

Table 3. Correspondence of CG RAM address, DD RAM character code

and CG RAM character pattern (5 x 7 dots).



Notes : 1. Character code bit 0 to 2 correspond to the CG RAM add. 3 to 5(3bits:8 patterns). 2. CG RAM address 0 to 2 designate character pattern line position. The 8th line is the cursor position and the display is performed by logical OR with cursor. Therefore in once of the cursor display the 8th line should be "0" The 8th line is

Therefore, in case of the cursor display, the 8th line should be "0". If there is "1" in the 8th line, the bit "1" is always displayed on the cursor position regardless of cursor existence.

- 3. Character pattern row position correspond to the CG RAM data bits 0 to 4 are shown above. The bits 5 to 7 of the CG RAM are not appear on the display (no meaning for the display), but memory elements are existing, therefore it can be used as the general purpose RAM.
- 4. CG RAM character patterns are selected when character code bits 4 to 7 are all "0" and it is addressed by character code bits 0 to 2. Therefore, the address (00)_H and (08)_H, (01)_H and (09)_H, -----, (07)_H and (0F)_H select t racter pattern as shown in Table 2-1 to 2-3 and Table 3.
 "1" for CG RAM data corresponds to display On and "0" to display Off. $(07)_{\rm H}$ and $(0F)_{\rm H}$ select the same cha-

New Japan Radio Co., Ltd.



(1-7) Timing Generator

The timing generator generates a timing signals for the DD RAM, CG RAM, CG ROM and other internal circuits operation.

RAM read timing for the display and internal operation timing for MPU access are separately generated, so that they may not interfere with each other

Therefore, when the data write to the DD RAM for example, there will be no undesirable influence, such as flickering, in areas other than the display area.

(1-8) LCD Driver

LCD driver consist of 32-common driver and 50-segment driver.

When the line number is selected by a program, the required common drivers output the common driving waveform and the other common drivers output non-selection waveform automatically.

The 50 bits of character pattern data are shifted in the shift-register and latched when the 50 bits shift performed completely. This latched data controls display driver to output LCD driving waveform.

(1-9) Cursor Blinking Control Circuit

This circuits controls cursor On/Off and cursor position character blinks.

The cursor or blinks appear in the digit residing at the DD RAM address set in the address counter (AC).

When the address counter is $(08)_{H}$, a cursor position is shown as follows:

(AC)	AC ₆	AC5 0	AC₄ 0	AC₃ 1	AC2 0	AC ₁ O	ACo 0								
1 1:	1	2	3	4	5	6	7	8	9	10	11	12		← Display position	
1-line Display	00	01	02	03	04	05	06	07	08	09	0A	OB		← DD RAM address (Hexadecimal)	
	t Cursor position														
	1	2	3	4	5	6	7	8	9	10	11	12		← Display position	
2-line	00	01	02	03	04	05	06	07	<u>08</u>	09	0A	OB		← DD RAM address	
Display	40	41	42	43	44	45	46	47	48	49	4A	4B		DD RAM address ← (Hexadecimal)	
									1	Curs	or p	osit	ion		

(Note) The cursor or blinks also appear when the address counter (AC) selects the CG RAM. But the displayed cursor and blink are meaningless.

If the AC storing the CG RAM address data, the cursor and blink are displayed in the meaningless position.

New Japan Radio Co.,Ltd.




(2) Power on Initialization by internal circuits

The NJU6423B is automatically initialized by internal power on initialization circuits when the power is turned on. In the internal power on initialization, following instructions are executed. During the Internal power on initialization, the busy flag (BF) is "1" and this status is kept 10 ms after V_{DD} rises to 4.5V.

·New Japan Radio Co.,Ltd.

Initialization flow is shown below:



- NOTE If the condition of power supply rise time described in the Electrical Characteristics is not satisfied, the internal Power On Initialization Circuits will not operate and initialization will not be performed. In this case the initialization by MPU software is required.

(3) Instructions

The NJU6423B incorporates two registers, an Instruction Register(IR) and a Data Register(DR). These two registers store control information temporarily to allow interface between NJU6423B and MPU or peripheral ICs operating different cycles. The operation of NJU6423B is determined by this control signal from MPU. The control information includes register selection signals (RS), read/write signals (R/W) and data bus signals (DBo to DBr).

Table 4. shows each instruction and its operating time.

Note) The execution time mentioned in Table 4. based on fcp or fosc=290kHz. If the oscillation frequency is changed, the execution time is also changed.

				ucti			<u></u>				I	
INSTRUCTIONS	RS	R/W		C DB₅	0 D85	D DB₄	E DB₃	DB2	DB1	DBo	DESCRIPTION	EXEC TIME
Maker Testing	0	0	0	0	0	0	0	0	0	0	All "O" code is using for maker testing.	_
Clear Display	0	0	0	0	0	0	0	0	0	1	Display clear and sets DD RAM address 0 in AC.	1.42ms
Return Home	.0	0	0	0	0	0	0	0	1	*	Sets DD RAM address 0 in AC and returns display being shifted to original position. DD RAM contents remain unchanged	1.42ms
Entry Mode Set	0	0	0	0	0	0	0	1	1/D	S	Sets cursor move direction and specifies shift of display are performed in data read/write. 1/D=1:Increment, 1/D=0:Decrement S=1:Accompanies display shift	35us
Display On/Off Control	0	0	0	0	0	0	1	D	C	В	Sets of display On/Off(D), cursor On/Off(C) and blink of cursor position character(B).	35us
Cursor or Display Shift	0	0		0	0	1	S/C	R/L	*	*	Moves cursor and shifts display without changing DD RAM contents S/C=1 : Display shift S/C=0 : Cursor shift R/L=1 : Shift to the right R/L=0 : Shift to the left	52us
Function Set	0	0	0	0	1	DL	N	*	*	*	Sets interface data length(DL), number of display lines(N). Sets 5x7 character font. DL=1 : 8 bits , DL=0 : 4 bits N=1 : 2 lines , N=0 : 1 line	35us
Set CG RAM Address	0	0	0	1	~-		A	cg			Sets CG RAM address. After this instruction, the data is trans- ferred to/from CG RAM.	35us
Set DD RAM Address	0	0	1	~-			Add				Sets DD RAM address. After this instruction, the data is trans-ferred to/from DD RAM.	35us
Read Busy Flag & Address	0	1	BF	~			AC			>	Reads busy flag and AC contents. BF=1 : Internally operating BF=0 : Can accept instruction	Ous
Write Data to CG & DD RAM	1	0	*		1	Writ	e Da	ta	—		Writes data into DD or CG RAMs.	35us
Read Data from CG or DD RAM	1	1	+			Read	Data	a		>	Reads data from DD or CG RAMs.	52us
Explanation of Abbreviation	Acg	: 0	G RA	M ad	dres	s , ,	Add 3	: DD	RAM	addre	racter generator RAM ess, Corresponds to cursor address and CG RAMs	

-New Japan Radio Co.,Ltd.-

Table 4. Table of Instructions

5



(3-1) Description of each instructions

(a) Maker Testing

	RS	R/W	DB7	DB6	DB5	DB₄	DB3	DB2	DB1	DBo	
Code	0	0	0	0	. 0	0	0	0	0	0	

All "O" code in 4 bit length is using for device testing mode (only for maker). Therefore, please avoid all "O" input or no meaning Enable signal input at data "O". (Especially please pay attention the output condition of Enable signal when the power turns on)

(b) Clear Display

	RS	R/W	DB7	DB6	DB5	DB₄	DB₃	DB2	DB1	DBo
Code	0	0	0	0	0	0	0	0	0	1

Clear display instruction is executed when the code "1" is written into DB_0 .

When this instruction is executed, the space code (20)_H is written into every DD RAM address, the DD RAM address 0 is set into the address counter and entry mode is set increment. If the cursor or blink are displayed, they are returned to the left end of the LCD (the left end of the 1st line in the 2-line display mode).

The S of entry mode does not change.

Note: The character pattern for character code (20)_H must be blank code in the user-defined character pattern(Custom font).

(c) Return Home

	RS	R/W	DB7	DB6	DBs	DB₄	DB3	DB2	DB1	DBo	
Code	0	0	0	0	0	0	0	0	1	*	* = Don't care

Return home instruction is executed when the code "1" is written into DB_1 . When this instruction is executed, the DD RAM address 0 is set into the address counter. Display is returned its original position if shifted, the cursor or blink are returned to the left end of the LCD (the left end of the 1st line in the 2-line display mode) if the cursor or blink are on the display.

New Japan Radio Co., Ltd.

The DD RAM contents do not change.

(d) Entry Mode Set

	RS	R/W	DB7	DB6	DBs	DB₄	DB3	DB2	DB1	DBo
Code	0	0	0	0	0	0	0	1	I/D	S

Entry mode set instruction which sets the cursor moving direction and display shift On/Off, is executed when the code "1" is written into DB_2 and the codes of (I/D) and (S) are written into $DB_1(I/D)$ and $DB_0(S)$, as shown below.

(I/D) sets the address increment or decrement, and the (S) sets the entire display shift in the DD RAM writing.

I/D		Function		
1	Address increment: I the read/write, and t	he address of the DD RAM or CG RAM increment he cursor or blink move to the right.	(+1)	when
0	Address decrement: T the read/write, and t	he address of the DD RAM or CG RAM decrement he cursor or blink move to the left.	(-1)	when

S	Function
1	Entire display shift. The shift direction is determined by I/D: shift to the left at I/D=1 and shift to the right at the I/D=0. The shift is operated only for the charac- ter, so that it looks as if the cursor stands still and the display moves. The display does not shift when reading from the DD RAM and writing/reading into/from CG RAM.
0	The display does not shifting.

-New Japan Radio Co.,Ltd.

(e) Display On/Off Control


	RS	R/W	DB7	DB_6	DB5	DB₄	DB_3	DB2	DB 1	DBo	
Code	0	0	0	0	0	0	1	D	C	В	

Display On/Off control instruction which controls the whole display On/Off, the cursor On/ Off and the cursor position character blink, is executed when the code "1" is written into DB₃ and the codes of (D), (C) and (B) are written into DB₂(D), DB₁(C) and DB₀(B), as shown below.

D	Function
1	Display On.
0	Display Off. In this mode, the display data remains in the DD RAM so that it is retrieved immediately on the display when the D change to 1.

C		Function
1 .	Cursor On.	The cursor is displayed by 5 dots on the 8th line.
0	Cursor Off.	Even if the display data write, the I/D etc does not change.


В	Function
1	The cursor position character is blinking. Blinking rate is 508.7ms at fosc =290kHz. The blink is displayed alternatively with all on (it means all black) and characters display. The cursor and the blink can be displayed simultaneously.
0	The character does not blink.



1 Cursor

Character Font 5 x 7 dots

(1) Cursor display example



Alternating display

(2) Blink display example



(f) Cursor/Display Shift

	RS	R/W	DB7	DB_6	DB_5	DB₄	DB₃	DB2	DB 1	DB_{o}	
Code	0	0	0	0	0	1.	S/C	R/L	*	*	* = Don't care

The Cursor/Display shift instruction shifts the cursor position or display to the right or left without writing or reading display data. This function is used to correct or search the display. In the 2-line display, the cursor moves to the 2nd line when it passes the 40th digit of the 1st line. Notice that the 1st and 2nd line displays will shift at the same time. When the displayed data is shifted repeatedly, each line moves only horizontally. The 2nd line display does not shift into the 1st line position.

The contents of address counter(AC) does not change by operation of the display shift only. This instruction is executed when the code "1" is written into DB₄ and the codes of (S/C)

and (R/L) are written into $DB_3(S/C)$ and $DB_2(R/L)$, as shown below.

S/C	R/L	Function
0	0	Shifts the cursor position to the left ((AC) is decremented by 1)
0	1	Shifts the cursor position to the right ((AC) is incremented by 1)
1	0	Shifts the entire display to the left and the cursor follows it.
1	1	Shifts the entire display to the right and the cursor follows it.

(g) Function Set

	RS	R/W	DB7	DB_6	DB₅	DB₄	DB₃	DB2	DB 1	DB_{o}	_
Code	0	0	0	0	1	DL	N	*	*	*	* = Don't care

Function set instruction which sets the interface data length and number of display lines, is executed when the code "1" is written into DB_5 and the codes of (DL) and (N) are written into $DB_4(DL)$ and $DB_3(N)$, as shown below (character font is fixed 5 x 7 dots).

(DL) sets the interface data length and (N) sets the number of display lines either the 1-line or 2-line.

- Note


This function set instruction must be performed at the head of the program prior to all other existing instructions(except Busy flag/Address read). This function set instruction can not be executed afterwards unless the interface data length change.

DL	Function
1	Set the interface data length to 8-bit (DB7 to DB0)
0	Set the interface data length to 4-bit (DB7 to DB4) The data must be sent or received twice in this mode.

N	Display lines	Character Font	Duty ratio	Note
0	1	5 x 7 dots	1/16	
1	2	5 x 7 dots	1/32	

New Japan Radio Co., Ltd.

(h) Set CG RAM Address



Set CG RAM address set instruction is executed when the code "1" is written into DB_5 and the address is written into DB_5 to DB_0 as shown above.

The address data mentioned by binary code " AAAAAA " is written into the address counter (AC) together with the CG RAM addressing condition. After this instruction execution, the data writing/reading is performed into/from the CG RAM.

(i) Set DD RAM Address

	RS	R/W	DB7	DB^{e}	DB5	DB₄	DB₃	DB2	DB1	DBo	_
Code	0	0	1	A	A	A	A	A	A	A	
				t	Lower	orde	r bit→				

Set DD RAM address instruction is executed when the code "1" is written into DB₇ and the address is written into DB₆ to DB₀ as shown above.

The address data mentioned by binary code "AAAAAAA " is written into the address counter (AC) together with the DD RAM addressing condition. After this instruction execution, the data writing/reading is performed into/from the DD RAM.

Note : In case of the 1-line display, the address data is (00)_H to (4F)_H, and during the 2line display, the address is (00)_H to (27)_H for the 1st line and (40)_H to (67)_H for the 2nd line.


(j) Read Busy Flag & Address

	RS	R/W	DB7	DB6	DB5	DB₄	DB3	0B2	DB 1	DBo
Code	0	1	BF	A	A	A	A	A	A	A
		Lowe	r orde	r bit→						

This instruction reads out the internal status of the NJU6423B. When this instruction is executed, the busy flag (BF) which indicate internal operation is read out from DB_7 and the address of the CG RAM or DD RAM is read out from DB_6 to DB_0 (the address for the CG RAM or DD RAM is determined by the previous instruction).

(BF)="1" indicates that internal operation is in progress. The next instruction is inhibited when (BF)="1". Check the (BF) status before the next write operation. 5

(k) Write Data to CG RAM or DD RAM



Write Data to CG RAM or DD RAM instruction is executed when the code "1" is written into (RS) and code "0" is written into (R/W).

By the execution of this instruction, the binary 8 bit data "DDDDDDDDD" are written into the CG RAM or DD RAM. The selection of the CG RAM or DD RAM is determined by the previous instruction. After this instruction execution, the address increment (+1) or decrement (-1) is performed automatically according to the entry mode set. And the display shift is also executed according to the previous entry mode set.

(1) Read Data from CG RAM or DD RAM

	RS	R/W	DB7	DB6	DB5	DB₄	DB₃	DB2	DB 1	DBo	
Code	1	1	D	D	D	D	D	D	D	D	
			Hig	her or	der bi	t		Lowe	r orde	r bit→	•

Read Data from CG RAM or DD RAM instruction is executed when the code "1" is written into (RS) and (R/W).

By the execution of this instruction, the binary 8 bit data "DDDDDDDD" are read out from the CG RAM or DD RAM. The selection of the CG RAM or DD RAM is determined by the previous instruction.

Before executing this instruction, either the CG RAM address set or DD RAM address set must be executed, otherwise the first read out data are invalidated.

When this instruction is serially executed, the next address data is normally read from the second read.

The address set instruction is not required if the cursor shift instruction is executed just beforehand(only DD RAM reading).

The cursor shift instruction has same function as the DD RAM address set, so that after reading the DD RAM, the address increment or decrement is executed automatically according to the entry mode.

But display shift does not occur regardless of the entry mode.

Note: The address counter (AC) is automatically incremented or decremented by 1 after write instructions to either of the CG RAM or DD RAM. Even if the read instruction is executed after this instruction, the addressed data can not be read out correctly. For a correct data read out, either the address set instruction or cursor shift instruction (only with DD RAM) must be implemented just before this instruction or from the second time read out instruction execution if the read out instruction is executed 2 times consecutively.

New Japan Radio Co., Ltd.




(3-2) Initialization using the internal reset circuits

(a) 20-character 1-line display in 8-bit operation (Using internal reset circuits).

At the 20-character 1-line display, the Function set, Display On/Off Control and Entry Set Instruction must be executed before the data input, as shown below.

The DD RAM of the NJU6423B can store up to 80 characters, as explained before, therefore the advertising moving display is available when combined with the display shift operation. Since the display shift operation changes only display position and the DD RAM contents remain unchanged, display data which are entered first can be output when the return home operation is performed.




(b) 20-character 1-line in 4-bit operation (Using internal reset circuits).

In the 4-bit operation, the function set must be performed by the user programming.

When the power is turned on, 8-bit operation is selected automatically, therefore the first input is performed under 8-bit operation. In this operation, full instruction can not input because of terminals DB_0 to DB_3 are no connection. Therefore, same instruction must be rewritten on the RS, R/W and DB_7 to DB_4 , as shown below. Since one operation is completed by the two accesses in the 4-bit operation mode, rewrite is required to set the instruction code in full.

20-character 1-line in 4-bit operation is shown as follows:






(c) 20-character 2-line in 8-bit operation (Using internal reset circuits).

In the 2-line display, the cursor moves automatically from the 1st to the 2nd line after the 40th character of the first line has been written. Therefore, if the display character is only 20 characters in the 1st line, the DD RAM address must be set by the user programing to change the cursor position to the 2nd line.

The 1st and 2nd line displays will shift at the same time.

When the displayed data is shifted repeatedly, each line moves only horizontally. The 2nd line display does not shift into the 1st line position.



New Japan Radio Co., Ltd.

5

(3-3) Initialization by instruction

If the power supply conditions for the correct operation of the internal reset circuits are not met, the NJU6423B must be initialized by the instruction.

(a) Initialization by Instruction in 8-bit interface length.


Power On		Initialized. No display appears.
Ļ		
Wait more than 15ms after V _{DD} rises to		
Ļ	RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0	Function Set
Function Set	0 0 0 0 1 1 * * * *	(8-bit interface length)
↓		
Wait more than 4.1m	S	
	$RS R/W DB_7 DB_6 DB_5 DB_4 DB_3 DB_2 DB_1 DB_0$	Function Set
Function Set	0 0 0 0 1 1 * * * *	(8-bit interface length)
		
Wait more than 100u	S	
Ļ	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	Function Set (8-bit interface length)
Function Set	0 0 0 0 1 1 * * * *	(o-bit interface length)
	RS R/W DB7 DB5 DB5 DB4 DB3 DB2 DB1 DB0	Busy Flag (BF) can not be checked before this step, but it can be checked after this step. After this step, busy flag(BF) check or longer waiting time than each instruction execution time is required.
Function Set		Set the 8-bit operation, 2-line display, 5 X 7
	RS R/W DB ₇ DB ₆ DB ₅ DB ₄ DB ₃ DB ₂ DB ₁ DB ₀	dots Font.
Display Off		
↓	RS R/W DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0	
Display Clear		
↓	RS R/W DB ₇ DB ₆ DB ₅ DB ₄ DB ₃ DB ₂ DB ₁ DB ₀	
Entry Mode Set	0 0 0 0 0 0 0 1 1 0	Example for set address increment and cursor
↓ ↓		right shift when the data write to the DD RAM or CG RAM.
Write data to the D and set the Instruc	D/CG RAM tion	

-New Japan Radio Co.,Ltd.





(b) Initialization by Instruction in 4-bit interface length



5

New Japan Radio Co., Ltd.=




(4) LCD DISPLAY

(4-1) Power Supply for LCD Driving


NJU6423B incorporate voltage doubler to generate LCD driving high voltage and bleeder resistance. The voltage doubler generate about twofold voltage from the V_{ci} input voltage. (9.5V typ at lout=2mA and V_{ci}=5V) and bleeder resistance generate each LCD driving voltage. The bleeder resistance is set 1/6.7 bias suitable for 1/32 duty ratio and each resistance value are 1k Ω typ for R₁, R₂, R₄ and R₅, and 2.7k Ω typ for R₃.


LCD	Driving	Voltage	vs	Duty	Ratio
-----	---------	---------	----	------	-------


Power supply	Duty Ratio	1/32			
SUPPly	Bias	1/6.7			
٧	LCD	VDD to VOUT			




Internal Bleeder Resistance








(b) 1/6.7 Bias (1/32 Duty)
(Internal Voltage Doubler Using Example)



As the NJU6423B incorporate oscillation capacitor and resistance for CR oscillation, 290kHz oscillation is available without any external components.

The LCD frame frequency example mentioned below is based on 290kHz oscillation. (1 clock = 3.4us)

(a) 1/32 duty



1 frame = 3.4(us) x 100 x 32 = 10,880(us) = 10.9(ms) Frame frequency = 1/10.9(ms) = 91.7(Hz)

-New Japan Radio Co.,Ltd.

(5) Interface with MPU


NJU6423B can be interfaced with both of 4/8 bit MPU and the two-time 4-bit or one-time 8-bit data transfer is available.

(5-1) 4-bit MPU interface


When the interface length is 4-bit, the data transfer is performed by 4 lines connected to DB_4 to DB_7 (DB_0 to DB_3 are not used). The data transfer with the MPU is completed by the two-time 4-bit data transfer.

The data transfer is executed in the sequence of upper 4-bit (the data DB_4 to DB_7 at 8-bit length) and lower 4-bit (the data DB_0 to DB_3 at 8-bit length).

The busy flag check must be executed after two-time 4-bit data transfer (1 instruction execution). In this case the data of busy flag and address counter are also output twice.



(5-2) 8-bit MPU interface



-New Japan Radio Co., Ltd.

ABSOLUTE MAXIMUM RATINGS

(Ta=25℃)

PARAMETER	SYMBOL	RATINGS	UNIT
Supply Voltage (1)	VDD	- 0.3 ~ + 7.0	۷
Input Voltage	Vr	$-0.3 \sim V_{\rm DD}$ +0.3	٧
Operating Temperature	Topr	- 30 ~ + 80	°C
Storage Temperature	Tstg	- 55 ~ + 125	Ĉ

Note 1) If the LSI are used on condition above the absolute maximum ratings, the LSI may be destroyed.

Using the LSI within electrical characteristics is strongly recommended for normal operation.

Use beyond the electric characteristics conditions will cause malfunction and poor reliability.

Note 2) All voltage values are specified as V_{ss} = 0 V

Note 3) The relation : $V_{DD} \ge V_{ci} > V_{OUT}$, $V_{DD} > V_{SS} \ge V_{OUT}$, $V_{SS}=0V$ must be maintained.

Note 4) Decoupling capacitor (C_D) should be connected between V_{ci} and V_{ss} due to the stabilized operation for the voltage doubler.

ELECTRICAL CHARACTERISTICS

($V_{DD}=5V\pm 10\%$, Ta=-20 ~ +75°C)

PARA	METE	R	SYMBOL	CONDI	TIONS	MIN	TYP	MAX	UNIT	NOTE
Operating	Voltage		Vdd			4.5	5.0	5.5	٧	
Innut Val	.		V_{IH1}	All Input and	Input/Output ept OSC	2.3		Vdd	v	5
Input Vol	lage		VILI	Terminals	ept 050			0.8	V	J
Output Vo	1++**		V _{OH1}	Input/Output Terminals	-l _{он} =0.205mA	2.4			v	6
	TLAGE		V_{OL1}			0.4		0		
Driver On	-resist.	(COM)	Rсом	$\pm 1d=0.05mA(A$	com.term.)			20	kΩ	7
Driver On	-resist.	(SEG)	Rseg	$\pm 1d=0.05mA(A$	seg.term.)			30		·
Input Lea	kage Cur	rent	LI	$V_{\rm IN}=0 \sim V_{\rm DD}$		- 1		1	uA	8
Pull-up R	esist Cu	rrent	- _P	$V_{DD}=5V$, RS, R	/W, DB	50	125	250		
0 1	. .		DD1	V _{DD} =5V	NJU6423B NJU6423BL		1.9	3.3 2.1		9
Operating	Current		DD2			0.8	1.5	mA	ľ	
··· · · ·	Output	Volt	Vup				-4.6		v	10
Voltage	Conv.Ef		Ver	$R_{i} = \infty$	0, 1040	-4.0 95	99.9		%	
Doubler	Input V		Vei	15		2.5	00.0	5.5	V	
	TIPUL Y			Ta=25℃		2.0	1.00	0.0		
		В	R_{4}^{1}, R_{5}^{2}	14-20-0						
Built-in	Bleeder		Rэ				2.70			
res	istance	ΒL	B1, B2 R4, R5	Ta=25℃			2.00		kΩ	
(For LCD	Driving		R₃				5.40			
۷	Voltage) BS $\begin{array}{c} B_1, B_2\\ R_4, R_5 \end{array}$ Ta=25°C			4.00						
R ₃			10.80							
Oscillati	on Frequ	ency	fosc	V _{DD} =5V, Ta=25℃		190	290	350	kHz	11
LCD Drivi	ng Volta	ge	VLCD	V _{DD} - V ₅ 1/6	.7 Bias	0		V₀₀ -13.5	۷	12


-New Japan Radio Co.,Ltd.


ELECTRICAL CHARACTERISTICS


($V_{DD}=3V\pm 20\%$, Ta=-20 ~ +75°C)

			•			-				
PARA	METE	R	SYMBOL	CONDI	TIONS	MIN	ТҮР	MAX	UNIT	NOTE
Operating	Voltage		Vdd			2.4	3.0	3.6	۷	
1			V _{IH1}	All Input and	Input/Output	0.8V _{DD}		VDD	V	5
Input Vol	tage		VILI	All Input and Input/Output Terminals except OSC Terminals				0.2	Ŷ	5
Output Vo	1.4.4.4.4		V _{OH1}	Input/Output Terminals	-1 _{он} =0.205mA	2.0			v	6
υυτρυτ γο	Itage		V_{OL1}	Terminars	lor=1.6mA			0.5	•	Ű
Driver On	-resist.	(COM)	R _{сом}	±ld=0.05mA(All com.term.)				20	kΩ	7
Driver On	-resist.	(SEG)	Rseg	土ld=0.05mA(A	seg.term.)			30	767	·
Input Lea	kage Cur	rent	L 1	$V_{\text{IN}}=0 \sim V_{\text{DD}}$		- 1		1	uA	8
Pull-up R	lesist Cu	rrent	- P	$V_{DD}=3V$, RS, R	/W, DB	10	25	50	un	
0	0		- 1001	Vpd=5V NJU6423B			0.75	<u>2.0</u> 1.3	mA	9
Operating	Gurrent			内蔵CR発振	NJU6423BL NJU6423BS		*	*		
	Output	Volt.	Vup	Vci=3V, Ta=25	°C, Vout	-2.4	-2.8		٧	10
Voltage	Conv. E	ffici	Vef	R _L =∞		95	99.9		%	
Doubler	Input V	olt.	Vci			1.8		V _{DD}	٧	
		в	B1, B2 R4, R5	Ta=25℃			1.00			
Built-in	Bleeder		R3			1	2.70			
res	istance	ΒL	R1, R2 R4, R5	Ta=25℃			2.00		kΩ	
(For LCD	Driving		Rз				5.40			
V	oltage)	ВS	B1, B2 R4, R5	Ta=25℃			4.00			
			Rз				10.80			
Oscillati	on Frequ	ency	fosc	V _{DD} =3V, Ta=25	э°С	160	260	320	kHz	11
LCD Drivi	ng Volta	ge	Vicd	V _{DD} - V ₅ 1/8	6.7 Bias	0		V _{DD} -7.0	v	12


Note 5) Input/Output structure except LCD driver are shown below :







Input/Output Terminal Structure




DBo to DB7 Terminal

E Terminal


RS, R/W Terminal

Note 6) Apply to the Output and Input/Output Terminal.


- Note 7) R_{COM} and R_{SEG} are the resistance values between power supply terminals(V_{DD}, V₁, V₄, V₅) and each common terminal (COM₁ to COM₃₂), and supply voltage (V_{DD}, V₂, V₃, V₅) and each segment terminal(SEG₁ to SEG₅₀) respectively, and measured when the current Id is flown on every common and segment terminals at a same time.
- Note 8) Except pull-up resistance current and output driver current.
- Note 9) Except Input/output current but including the current flow on bleeder resistance. If the input level is medium, current consumption will increase due to the penetration current. Therefore, the input level must be fixed to "H" or "L".




Note 10) Voltage Doubler Characteristics Measuring Circuit.



Note 11) Supply Voltage vs Oscillating Frequency





New Japan Radio Co.,Ltd.

5

JRC

• Bus timing characteristics

Write operation (Write from MPU to NJU6423B) $(V_{DD} = 5.0V \pm 10X, V_{SS} = 0V, Ta = -20 \sim +75^{\circ}C)$

PARAMETI	ER	SYMBOL	MIN	MAX	CONDITION	UNIT
Enable Cycle Time		torce	500			
Enable Pulse Width	"High" level	Р₩ен	220			1
Enable Rise Time, F	all Time	ter, ter		20		
Set up Time	RS, R/W, E	tas	40		fig.1	ns
Address Hold Time		t _{АН}	10			
Data Set up Time		tosw	60		1	
Data Hold Time		tн	10			

Write operation (Write from MPU to NJU6423B)

 $(V_{DD} = 3.0V \pm 20\%, V_{SS} = 0V, Ta = -20 \sim +75^{\circ}C)$

PARAMETE	R	SYMBOL	MIN	MAX	CONDITION	UNIT
Enable Cycle Time	•	tere	1.4			μs
Enable Pulse Width	"High" level	Р₩ен	500			
Enable Rise Time, Fa	II Time	ter, tef		20		
Set up Time	RS, R/W, E	tas	70		fig.1	ns
Address Hold Time		tан	10			
Data Set up Time		tosw	140		a	
Data Hold Time		tн	10			

Timing Characteristics (Write operation)




fig. 1 The timing characteristics of the bus write operating sequence. (Write from MPU to NJU6423B)

-New Japan Radio Co.,Ltd.



Read operation (Read from NJU6423B to MPU) (V_{DD} = 5.0V±10%, V_{SB} = 0V, Ta = -20 ~ +75°C)

	•-					
PARAMETE	R	SYMBOL	MIN	MAX	CONDITION	UNIT
Enable Cycle Time		tcyce	500			
Enable Pulse Width '	"High" level	Р₩ен	220			
Enable Rise Time, Fa	II Time	ter, ter		20		
Set up Time	RS, R/W, E	tas	40		fig.2	ns
Address Hold Time		tан	10			
Data Delay Time		t _{DDw}		120		
Data Hold Time		tddh	20			

Read operation (Read from NJU6423B to MPU)

 $(V_{DD} = 3.0V \pm 20X, V_{ss} = 0V, Ta = -20 \sim +75^{\circ}C)$

PARAMETER		SYMBOL	MIN	MAX	CONDITION	UNIT
Enable Cycle Time		toyce	1.4			μs
Enable Pulse Width	"High" level	РWен	500			
Enable Rise Time, Fall Time		ter, tef		20		
Set up Time	RS, R/W, E	tas	40		fig.2	ns
Address Hold Time		t _{ан}	70			
Data Delay Time		tDDw		600		
Data Hold Time		tddh	20			

Load Condition of DBo to DB7:CL=100pF

Timing Characteristics (Read operation)




fig. 2 The timing characteristics of the bus read operating sequence. (read from NJU6423B to MPU)

-New Japan Radio Co.,Ltd.




• Power Supply Condition when using the internal initialization circuit $(V_{DD} = 5.0V \pm 10\%, V_{SS} = 0V, Ta = -20 \sim +75°C)$

PARAMETER	SYMBOL	MIN	TYP	MAX	CONDITION	UNIT
Power Supply Rise Time	tree	0.1	-	10		ms
Power Supply OFF Time	toff	1	-			

• Power Supply Condition when using the internal initialization circuit $(V_{DD} = 3.0V \pm 20\%, V_{BB} = 0\%, Ta = -20 \sim +75\%)$

PARAMETER	SYMBOL	MIN	ТҮР	MAX	CONDITION	UNIT
Power Supply Rise Time	tree	0.1	-	5		
Power Supply OFF Time	toff	1	-			ms


Since the internal initialization circuits will not operate normally unless the above conditions are met, in such a case initialize by instruction. (Refer to initialization by the instruction)



 t_{OFF} specifies power off time in a short period off or cyclical on/off.

LCD DRIVING WAVEFORM

JRC




-New Japan Radio Co.,Ltd.

1/16 Duty Driving

LCD DRIVING WAVEFORM


JRC




1/32 Duty Driving



APPLICATION CIRCUITS








(b) 5 x 7 dots, 20-character 1-line display example (1/6.7 Bias, 1/16 Duty)

-New Japan Radio Co.,Ltd.





5

-New Japan Radio Co.,Ltd.

MEMO

[CAUTION] The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.