

FDC658AP

Single P-Channel Logic Level PowerTrench® MOSFET

-30V, -4A, 50mΩ

General Description

This P-Channel Logic Level MOSFET is produced using Fairchild's advanced PowerTrench process. It has been optimized for battery power management applications.


Applications


- Battery management
- Load switch
- Battery protection
- DC/DC conversion

Features

- Max $r_{DS(on)} = 50 \text{ m}\Omega$ @ $V_{GS} = -10 \text{ V}$, $I_D = -4\text{A}$
- Max $r_{DS(on)} = 75 \text{ m}\Omega$ @ $V_{GS} = -4.5 \text{ V}$, $I_D = -3.4 \text{A}$
- Low Gate Charge
- High performance trench technology for extremely low r_{DS(on)}
- RoHS Compliant







Absolute Maximum Ratings T_A = 25°C unless otherwise noted

Symbol	Parameter		Ratings	Units
V _{DS}	Drain-Source Voltage		-30	V
V _{GS}	Gate-Source Voltage		±25	V
ı	Drain Current - Continuous	(Note 1a)	-4	۸
ID	- Pulsed		-20	A
В	Maximum Power dissipation	(Note 1a)	1.6	w
P _D		(Note 1b)	0.8	VV
T _J , T _{STG}	Operating and Storage Junction Temperature Range		-55 to +150	°C

Thermal Characteristics

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	78	°C/W
$R_{\theta,JC}$	Thermal Resistance, Junction-to-Case	(Note 1)	30	°C/W

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape Width	Quantity
.58A	FDC658AP	7inch	8mm	3000 units

Electrical Characteristics T_J = 25°C unless otherwise noted

Parameter

Off Characteristics						
BV _{DSS}	Drain-Source Breakdown Voltage	$I_D = -250 \mu A, V_{GS} = 0 V$	-30			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	I _D = -250μA, Referenced to 25°C		-22		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{GS} = 0V, V_{DS} = -24V$			-1	μА
I _{GSS}	Gate-Body Leakage	$V_{GS} = \pm 25V, V_{DS} = 0V$			±100	nA

Test Conditions

Min

Тур

Max

Units

On Characteristics (Note 2)

Symbol

V _{GS(TH)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	-1	-1.8	-3	V
$\frac{\Delta V_{GS(TH)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	I _D = -250μA, Referenced to 25°C		4		mV/°C
		I _D = -4A, V _{GS} = -10V		44	50	
r _{DO(})	Static Drain-Source On-Resistance	$I_D = -3.4A, V_{GS} = -4.5V$		67	75	$m\Omega$
, D2(ou)	r _{DS(on)} Static Drain-Source On-Resistance	I _D = -4A, V _{GS} = -10V, T _J = 125°C		60	70	11122
I _{D(ON)}	On-State Drain Current	V _{GS} = -10V, V _{DS} = -5V	-20			Α
9 _{FS}	Forward Transconductance	$I_D = -4A, V_{DS} = -5V$		8.4		S

Dynamic Characteristics

C _{iss}	Input Capacitance	V 45V V 6V	470	pF
C _{oss}	Output Capacitance	V _{DS} = -15V, V _{GS} = 0V, f = 1MHz	126	pF
C _{rss}	Reverse Transfer Capacitance	1 – 1101112	61	pF

Switching Characteristics (Note 2)

t _{d(on)}	Turn-On Delay Time	$V_{DD} = -15V, I_{D} = -1A$ $V_{GS} = -10V, R_{GEN} = 6\Omega$	7	14	ns
t _r	Turn-On Rise Time		12	22	ns
t _{d(off)}	Turn-Off Delay Time		16	29	ns
t _f	Turn-Off Fall Time		6	12	ns
Q_g	Total Gate Charge	V 45V L 4A	6	8.1	nC
Q_{gs}	Gate-Source Charge	$V_{DS} = -15V, I_{D} = -4A,$ $V_{GS} = -5V$	2.1		nC
Q_{gd}	Gate-Drain Charge	7 VGS - 3 V	2		nC

Drain-Source Diode Characteristics and Maximum Ratings

Is	Maximum Continuous Drain-Source Diode Forward Current			-1.3	Α
V_{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0V, I_{S} = -1.3 \text{ A (Note 2)}$	-0.77	-1.2	V

Notes:
 1: R_{0,JA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{0,JC} is guaranteed by design while R_{0,CA} is determined by the user's board design.



a) 78°C/W when mounted on a 1 in² pad of 2 oz copper




b) 156°C/W whe mounted on a minimum pad of 2 oz copper

Scale 1: 1 on letter size paper

2: Pulse Test: Pulse Width < 300 μ s, Duty Cycle < 2.0%

Typical Characteristics



DRAIN CURRENT (A)

1.8

V_{GS} = 4.5V


-5.0V

-6.0V

-8.0V

Figure 1. On-Region Characteristics

Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage







Figure 3. Normalized On-Resistance vs Junction Temperature

Figure 4. On-Resistance vs Gate to Source Voltage






Figure 5. Transfer Characteristics

Figure 6. Source to Drain Diode Forward Voltage vs Source Current

10 V_{DS} = -5V I_D = -4A -VGS, GATE-SOURCE VOLTAGE (V) -15V 6 8 10

Typical Characteristics

0





Figure 7. Gate Charge Characteristics

Q_o, GATE CHARGE (nC)

Figure 8. Capacitance vs Drain to Source Voltage






Figure 9. Forward Bias Safe Operating Area

Figure 10. Single Pulse Maximum Power Dissipation




Figure 11. Transient Thermal Response Curve

Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FAST [®]	ISOPLANAR™	PowerSaver™	SuperSOT™-6
ActiveArray™	FASTr™	LittleFET™	PowerTrench [®]	SuperSOT™-8
Bottomless™	FPS™	MICROCOUPLER™	QFET [®]	SyncFET™
Build it Now™	FRFET™	MicroFET™	QS™	TCM™ _
CoolFET™	GlobalOptoisolator™	MicroPak™	QT Optoelectronics™	TinyLogic [®]
CROSSVOLT™	GTO™	MICROWIRE™	Quiet Series™	TINYOPTO™
DOME™	HiSeC™	MSX™	RapidConfigure™	TruTranslation™
EcoSPARK™	I^2C^{TM}	MSXPro™	RapidConnect™	UHC™
E ² CMOS TM	i-Lo™	OCXTM	μSerDes™	UltraFET [®]
EnSigna™	ImpliedDisconnect™	OCXPro™	ScalarPump™	UniFET™
FACT™	IntelliMAX™	OPTOLOGIC [®]	SILENT SWITCHER®	VCX™
FACT Quiet Serie	es™	OPTOPLANAR™	SMART START™	Wire™
Across the bear	d. Around the world.™	PACMAN™	SPM™	
The Power Fran		POP™	Stealth™	
Programmable A		Power247™	SuperFET™	
Fiografilitable P	renive proop	PowerEdge™	SuperSOT™-3	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

 A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.