

Integrated Device Technology, Inc.

## 16K x 32 CMOS STATIC RAM MODULE

IDT7MC4032

### FEATURES:

- High density separate I/O, 512K CMOS static RAM module
- Fast access time: 15ns (max.)
- Available in low profile 88-pin sidebrake ceramic dual SIP (Dual Single In-line Package)
- Surface mounted LCC components mounted on a co-fired ceramic substrate
- High impedance outputs during write mode
- Single 5V ( $\pm 10\%$ ) power supply
- Inputs/outputs directly TTL-compatible
- Multiple GND pins for maximum noise immunity

### DESCRIPTION:


The IDT7MC4032 is a 16K x 32 static RAM module with separate I/O constructed on a co-fired ceramic substrate using eight IDT71982 16K x 4 static RAMs in leadless chip carriers. Extremely fast speeds can be achieved due to the use of 64K static RAMs Fabricated in IDT's High-performance, high-reliability CEMOS™ technology. The IDT7MC4032 is available with access time as fast as 15ns with minimal power consumption.

The 7MC family of ceramic DSIPs offers the optimum in packing density and profile height. The IDT7MC4032 is packaged in a 88-pin ceramic dual SIP. The dual row configuration allow 88 pins to be placed on a package less than 4.5 inches long and .27 inches wide. At only 520 mils high, this low profile package is ideal for systems with minimum board spacing. Extremely high packing density can also be achieved allowing four IDT7MC4032 modules to be stacked per inch of board space.

All inputs and outputs of the IDT7MC4032 are TTL-compatible and operate from a single 5V power supply. Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation, and providing equal access and cycle times for ease of use.

All IDT military module semiconductor components are manufactured on compliance to the latest revision of MIL-STD-883, Class B, making them ideally suited for applications demanding the highest level of performance and reliability.

### FUNCTIONAL BLOCK DIAGRAM



CMOS is a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

AUGUST 1990


©1990 Integrated Device Technology, Inc.

8.35-1

DSC-7004/2

1

**PIN CONFIGURATION<sup>(1)</sup>**



2713 drw 02

**DSIP  
TOP VIEW**

**NOTE:**

1. For module dimension, please refer to module drawing M43 in the packaging section.

**PIN NAMES**

A0-A13	Addresses
DI0-DI31	Data Input
DO0-DO31	Data Output
WE	Write Enable
OE	Output Enable
CSL	Chip Select (Lower)
CSU	Chip Select (Upper)
Vcc	Power
GND	Ground

2712 bl 01

**TRUTH TABLE**

Mode	CS	OE	WE	Output	Power
Standby	H	X	X	HighZ	Standby
Read	L	L	H	DATAout	Active
Write	L	X	L	High Z	Active
Read	L	H	H	High Z	Active

2712 bl 02

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-10 to +85	-65 to +135	°C
TSTG	Storage Temperature	-55 to +125	-65 to +150	°C
IOUT	DC Output Current	50	50	mA

**NOTE:**

2712 bl 03

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**CAPACITANCE (TA = +25°C, f = 1.0MHz)**

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Unit
CIN(D)	Input Capacitance (Data)	VIN = 0V	15	pF
CIN(A)	Input Capacitance (Address and Control)	VIN = 0V	80	pF
COUT	Output Capacitance	VOUT = 0V	15	pF

**NOTE:**

2712 bl 04

1. This parameter is guaranteed by design, but not tested.

**8**

**RECOMMENDED DC OPERATING CONDITIONS**

Symbol	Parameter	Min.	Typ.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage	2.2	—	6.0	V
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>	—	0.8	V

**RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE**

Grade	Ambient Temperature	GND	Vcc
Military	-55°C + 125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

2712 tbl 06

**NOTE:**

1. VIL = -3.0V for pulse width less than 20ns.

2712 tbl 05

**DC ELECTRICAL CHARACTERISTICS**

(Vcc = 5.0V ± 10%, TA = 0°C to +70°C and -55°C to +125°C)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
ILI	Input Leakage (Address and Control)	Vcc = Max., VIN = GND to Vcc	—	80	µA
LI	Input Leakage (Data)	Vcc = Max., VIN = GND to Vcc	—	5	µA
ILO	Output Leakage	Vcc = Max. CS = VIH, VOUT = GND to Vcc	—	5	µA
VOL	Output Low Voltage	Vcc = Min., IOL = 8mA	—	0.4	V
VOH	Output High Voltage	Vcc = Min., IOH = -4mA	2.4	—	V

2712 tbl 06

**DC ELECTRICAL CHARACTERISTICS**

(Vcc = 5.0V ± 10%, TA = 0°C to +70°C and -55°C to +125°C)

Symbol	Parameter	Test Conditions	IDT7MC4032 15, 20ns		IDT7MC4032 25ns		IDT7MC4032 30, 40, 50ns		Unit
			Max.		Max.		Max.		
			Com'l.	MIL	Com'l.	MIL.	Com'l.	MIL.	
Icc1	Operating Current	f = 0, CS ≤ VIL, Vcc = Max., Output Open	960	—	960	1000	800	800	mA
Icc2	Dynamic Operating Current	Vcc = Max., CS ≤ VIL, f = fMAX, Output Open	1200	—	1200	1200	1000	1120	mA
Iss	Standby Supply Current	CS ≥ VIH, Vcc = Max., f = fMAX, Outputs Open	600	—	480	480	400	440	mA
Iss1	Full Standby Supply Current	CS ≥ Vcc - 0.2V, VIN ≥ Vcc - 0.2V or ≤ 0.2V	200	—	160	160	120	160	mA

2712 tbl 07

**AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	10ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2




Figure 1. Output Load




Figure 2. Output Load  
(for tCLZ, tOLZ, tCHZ, tOHZ, tOW, tWHZ)

\*Including scope and jig

**AC ELECTRICAL CHARACTERISTICS**

(VCC = 5.0V ± 10%, TA = 0°C to +70°C and -55°C to +125°C)

Symbol	Parameters	7MC4032S15 Com'l Only		7MC4032S20 Com'l Only		7MC4032S25		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
<b>Read Cycle</b>								
tRC	Read Cycle Time	15	—	20	—	25	—	ns
tAA	Address Access Time	—	15	—	20	—	25	ns
tACS	Chip Select Access Time	—	15	—	20	—	25	ns
tCLZ <sup>(1)</sup>	Chip Select to Output in Low Z	5	—	5	—	5	—	ns
tOE	Output Enable to Output Valid	—	10	—	15	—	15	ns
tOLZ <sup>(1)</sup>	Output Enable to Output in Low Z	5	—	5	—	5	—	ns
tCHZ <sup>(1)</sup>	Chip Deselect to Output in High Z	—	7	—	8	—	10	ns
tOHZ <sup>(1)</sup>	Output Disable to Output in High Z	—	7	—	8	—	15	ns
tOH	Output Hold from Address Change	5	—	5	—	5	—	ns
tPU <sup>(1)</sup>	Chip Select to Power Up Time	0	—	0	—	0	—	ns
tPD <sup>(1)</sup>	Chip Deselect to Power Down Time	—	15	—	20	—	25	ns
<b>Write Cycle</b>								
tWC	Write Cycle Time	14	—	17	—	20	—	ns
tCW	Chip Selection to End of Write	14	—	17	—	20	—	ns
tAW	Address Valid to End of Write	14	—	17	—	20	—	ns
tAS	Address Set-up Time	0	—	0	—	0	—	ns
tWP	Write Pulse Width	14	—	17	—	20	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	ns
tWHZ <sup>(1)</sup>	Write Enable to Output in High Z	—	5	—	7	—	7	ns
tDW	Data to Write Time Overlap	8	—	10	—	13	—	ns
tDH	Data Hold from Write Time	0	—	0	—	0	—	ns
tOW <sup>(1)</sup>	Output Active from End of Write	5	—	5	—	5	—	ns

**NOTE:**

1. This parameter is guaranteed by design, but not tested.

2712tbl 08

**AC ELECTRICAL CHARACTERISTICS (Continued)**

(VCC = 5.0V ± 10%, TA = 0°C to +70°C and -55°C to +125°C)


Symbol	Parameters	7MC4032S30		7MC4032S40		7MC4032S50		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
<b>Read Cycle</b>								
tRC	Read Cycle Time	30	—	40	—	50	—	ns
tAA	Address Access Time	—	30	—	40	—	50	ns
tACS	Chip Select Access Time	—	30	—	40	—	50	ns
tCLZ <sup>(1)</sup>	Chip Select to Output in Low Z	5	—	5	—	5	—	ns
tOE	Output Enable to Output Valid	—	20	—	22	—	30	ns
tOLZ <sup>(1)</sup>	Output Enable to Output in Low Z	5	—	5	—	5	—	ns
tCHZ <sup>(1)</sup>	Chip Deselect to Output in High Z	—	13	—	17	—	18	ns
tOHZ <sup>(1)</sup>	Output Disable to Output in High Z	—	17	—	17	—	18	ns
tOH	Output Hold from Address Change	5	—	5	—	5	—	ns
tPU <sup>(1)</sup>	Chip Select to Power Up Time	0	—	0	—	0	—	ns
tPD <sup>(1)</sup>	Chip Deselect to Power Down Time	—	30	—	40	—	50	ns
<b>Write Cycle</b>								
tWC	Write Cycle Time	25	—	35	—	45	—	ns
tCW	Chip Selection to End of Write	25	—	28	—	38	—	ns
tAW	Address Valid to End of Write	25	—	30	—	40	—	ns
tAS	Address Set-up Time	0	—	2	—	2	—	ns
tWP	Write Pulse Width	25	—	28	—	38	—	ns
tWR	Write Recovery Time	0	—	0	—	0	—	ns
tWHZ <sup>(1)</sup>	Write Enable to Ouput in High Z	—	10	—	12	—	17	ns
tDW	Data to Write Time Overlap	15	—	17	—	23	—	ns
tDH	Data Hold from Write Time	0	—	0	—	0	—	ns
tOW <sup>(1)</sup>	Output Active from End of Write	5	—	5	—	5	—	ns

**NOTE:**


1. This parameter is guaranteed by design, but not tested.

2712 bl 09


**TIMING WAVEFORM OF READ CYCLE NO. 1<sup>(1)</sup>**



**TIMING WAVEFORM OF READ CYCLE NO. 2<sup>(1, 2, 4)</sup>**




**TIMING WAVEFORM OF READ CYCLE NO. 3<sup>(1, 3, 4)</sup>**



**NOTES:**


1.  $\overline{WE}$  is high for Read Cycle.
2. Device is continuously selected,  $\overline{CS} = V_{IL}$ .
3. Address valid prior to or coincident with  $\overline{CS}$  transition low.
4.  $\overline{OE} = V_{IL}$ .
5. Transition is measured  $\pm 500mV$  from steady state. This parameter is guaranteed by design but not tested.

**TIMING WAVEFORM OF WRITE CYCLE NO. 1<sup>(1)</sup>**



2712 drw 07

**TIMING WAVEFORM OF WRITE CYCLE NO. 2 ( $\overline{CS}$  CONTROLLED TIMING)<sup>(1, 6)</sup>**




2712 drw 08

**NOTES:**

1.  $\overline{WE}$  or  $\overline{CS}$  must be high during all address transitions.
2. A write occurs during the overlap ( $t_{WP}$ ) of a low  $\overline{CS}$ .
3.  $t_{WR}$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going High to the end of write cycle.
4. During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
5. If the  $\overline{CS}$  Low transition occurs simultaneously with or after the  $\overline{WE}$  Low transitions or after the  $\overline{WE}$  transition, the outputs remain in a high impedance state.
6.  $\overline{OE}$  is continuously low ( $\overline{OE} = V_{IL}$ ).
7.  $\overline{DATA}_{OUT}$  is the same phase of write data of this write cycle.
8. If  $\overline{CS}$  is low during this period, I/O pins are in the output state. Then the data input signals of opposite phase must not be applied to them.
9. Transition is measured  $\pm 500mV$  from steady state. This parameter is guaranteed by design, but not tested.

**ORDERING INFORMATION**



2712 drw 09