## ICS841N254I

# **FEMTOCLOCK® NG** Crystal-to-LVDS/HCSL Clock Synthesizer

## DATA SHEET

S

24 IREF

23 GND

22 nQA0

21 QA0

19 nQA1

18 QA1

17 GND

16

SEL1

ш

## **General Description**


The ICS841N254I is a 4-output clock synthesizer designed for S-RIO 1.3 and 2.0 reference clock applications. The device generates four copies of a selectable 250MHz, 156.25MHz, 125MHz or 100MHz clock signal with excellent phase jitter performance. The four outputs are organized in two banks of two LVDS and two HCSL ouputs. The device uses IDT's fourth generation FemtoClock® NG technology for an optimum of high clock frequency and low phase noise performance, combined with a low power consumption and high power supply noise rejection. The synthesized clock frequency and the phase-noise performance are optimized for driving RIO 1.3 and 2.0 SerDes reference clocks. The device supports 3.3V and 2.5V voltage supplies and is packaged in a small 32-lead VFQFN package. The extended temperature range supports wireless infrastructure, telecommunication and networking end equipment requirements.

#### **Function Table**

Inp	uts	Output Frequency with
F_SEL1	F_SEL0	f <sub>XTAL</sub> = 25MHz
0 (default)	0 (default)	156.25MHz
0	1	125MHz
1	0	100MHz
1	1	250MHz

NOTE: F\_SEL[1:0] are asynchronous controls.

## Block Diagram



## **Features**

- Fourth generation FemtoClock® (NG) technology
- Selectable 250MHz, 156.25MHz, 125MHz or 100MHz output clock synthesized from a 25MHz fundamental mode crystal
- Four differential clock outputs (two LVDS and two HCSL outputs)
- Crystal interface designed for 25MHz, parallel resonant crystal
- RMS phase jitter @ 156.25MHz, using a 25MHz crystal ٠ (1MHz - 20MHz): 0.27ps (typical)
- RMS phase jitter @ 156.25MHz, using a 25MHz crystal (12kHz - 20MHz): 0.32ps (typical)
- Power supply noise rejection PSNR: -50dB (typical)
- LVCMOS interface levels for the frequency select input
- Full 3.3V or 2.5V supply voltage
- Available in both standard (RoHS 5) and Lead-free (RoHS 6) packages
- -40°C to 85°C ambient operating temperature




Table <sup>•</sup>	1. Pin	Descriptions
--------------------	--------	--------------

Number	Name	Т	уре	Description	
1, 8, 13, 32	V <sub>DD</sub>	Power		Core supply pins.	
2, 4	nc	Unused		No connect.	
3	V <sub>DDA</sub>	Power		Analog power supply.	
5, 17, 23, 25, 31	GND	Power		Power supply ground.	
6	REF_CLK	Input	Pulldown	Alternative single-ended reference clock input. LVCMOS/LVTTL interface levels.	
7	nOEA	Input	Pulldown	Output enable input. See Table 3D for function. LVCMOS/LVTTL interface levels.	
9	nOEB	Input	Pulldown	Output enable input. See Table 3E for function. LVCMOS/LVTTL interface levels.	
10	REF_SEL	Input	Pulldown	Reference select input. See Table 3B for function. LVCMOS/LVTTL interface levels.	
11, 12	XTAL_IN, XTAL_OUT	Input		Crystal oscillator interface. XTAL_IN is the input, XTAL_OUT is the output.	
14	BYPASS	Input	Pulldown	Bypass mode select pin. See Table 3C for function. LVCMOS/LVTTL interface levels.	
15, 16	F_SEL0, F_SEL1	Input	Pulldown	Frequency select pin. See Table 3A for function. LVCMOS/LVTTL interface levels.	
18, 19	QA1, nQA1	Output		Differential clock output. LVDS interface levels.	
20	V <sub>DDOA</sub>	Power		Output supply pin for QAx outputs.	
21, 22	QA0, nQA0	Output		Differential clock output. LVDS interface levels.	
24	IREF	Input		External fixed precision resistor (475 $\Omega$ ) from this pin to ground provides a reference current used for differential current-mode QBx, nQBx clock outputs.	
26, 27	nQB1, QB1	Output		Differential clock output. HCSL interface levels.	
28	V <sub>DDOB</sub>	Power		Output supply pin for QBx outputs.	
29, 30	nQB0, QB0	Output		Differential clock output. HCSL interface levels.	

NOTE: Pulldown refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

## **Table 2. Pin Characteristics**

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ

## **Function Tables**

#### Table 3A. Output Divider and Output Frequency

Inputs			
F_SEL1	F_SEL0	Operation	$f_{OUT}$ with $f_{REF} = 25MHz$
0 (default)	0 (default)	$f_{OUT} = f_{REF} * 25 \div 4$	156.25MHz
0	1	$f_{OUT} = f_{REF} * 5$	125MHz
1	0	$f_{OUT} = f_{REF} * 4$	100MHz
1	1	$f_{OUT} = f_{REF} * 10$	250MHz

NOTE: F\_SEL[1:0] are asynchronous controls.

#### Table 3B. PLL Reference Clock Select Function Table

Input	
REF_SEL	Operation
0 (default)	The crystal interface is selected as reference clock
1	The REF_CLK input is selected as reference clock

NOTE: REF\_SEL is an asynchronous control.

#### Table 3C. PLL BYPASS Function Table

Input	
BYPASS	Operation
0 (default)	PLL is enabled. The reference frequency $f_{\sf REF}$ is multiplied by the PLL feedback divider of 25 and then divided by the selected output divider N.
1	PLL is bypassed. The reference frequency $f_{\sf REF}$ is divided by the selected output divider N. AC specifications do not apply in PLL bypass mode.

NOTE: BYPASS is an asynchronous control.

#### Table 3D. nOEA Output Enable Function Table

Input	
nOEA	Operation
0 (default)	QA0, nQA0 and QA1, nQA1 outputs are enabled
1	QA0, nQA0 and QA1, nQA1 outputs are disabled (high-impedance)

NOTE: nOEA is an asynchronous control.

#### Table 3E. nOEB Output Enable Function Table

Input	
nOEB	Operation
0 (default)	QB0, nQB0 and QB1, nQB1 outputs are enabled
1	QB0, nQB0 and QB1, nQB1 outputs are disabled (high-impedance)

NOTE: nOEB is an asynchronous control.

## **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics or AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V <sub>DD</sub>	3.6V
Inputs, V <sub>I</sub> XTAL_IN Other Inputs	0V to 2V -0.5V to V <sub>DD</sub> + 0.5V
Outputs, V <sub>O</sub> (HCSL)	-0.5V to V <sub>DD</sub> + 0.5V
Outputs, I <sub>O</sub> (LVDS) Continuous Current Surge Current	10mA 15mA
Package Thermal Impedance, $\theta_{JA}$	37.7°C/W (0 mps)
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C

## **DC Electrical Characteristics**

Table 4A. Power Supply DC Characteristics,  $V_{DD} = V_{DDOA} = V_{DDOB} = 3.3V \pm 5\%$  or 2.5V ± 5%,  $T_A = -40^{\circ}$ C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V	Core Supply Voltage		3.135	3.3	3.465	V
V <sub>DD</sub>	Core Supply Vollage		2.375	2.5	2.625	V
M	Analog Supply Voltage		V <sub>DD</sub> - 0.30	3.3	V <sub>DD</sub>	V
V <sub>DDA</sub>	Analog Supply Vollage		$V_{DD} - 0.30$	2.5	V <sub>DD</sub>	V
M	Output Output Valtage		3.135	3.3	3.465	V
V <sub>DDOA&amp;B</sub>	Output Supply Voltage		2.375	2.5	2.625	V
I <sub>DDA</sub>	Analog Supply Current				30	mA
I <sub>DD</sub>	Power Supply Current				113	mA
I <sub>DDOA&amp;B</sub>	Output Supply Current				72	mA

#### Table 4B. LVCMOS/LVTTL Input DC Characteristics, $V_{DD} = V_{DDOA} = V_{DDOB} = 3.3V \pm 5\%$ or $2.5V \pm 5\%$ , $T_A = -40^{\circ}$ C to $85^{\circ}$ C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input High Voltage		V <sub>DD</sub> = 3.3V	2		V <sub>DD</sub> + 0.3	V
V <sub>IH</sub>			$V_{DD} = 2.5V$	1.7		V <sub>DD</sub> + 0.3	V
V <sub>IL</sub> I			V <sub>DD</sub> = 3.3V	-0.3		0.8	V
	Input Low Voltage		V <sub>DD</sub> = 2.5V	-0.3		0.7	V
I <sub>IH</sub>	Input High Current	nOEA, nOEB, BYPASS, REF_SEL, REF_CLK, F_SEL[1:0]	V <sub>DD</sub> = V <sub>IN</sub> = 2.625V or 3.465V			150	μA
I <sub>IL</sub>	Input Low Current	nOEA, nOEB, BYPASS, REF_SEL, REF_CLK, F_SEL[1:0]	V <sub>DD</sub> = 2.625V or 3.465V, V <sub>IN</sub> = 0V	-5			μA

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OD</sub>	Differential Output Voltage		200		550	mV
$\Delta V_{OD}$	V <sub>OD</sub> Magnitude Change				50	mV
V <sub>OS</sub>	Offset Voltage		1.1		1.3	V
$\Delta V_{OS}$	V <sub>OS</sub> Magnitude Change				50	mV

## Table 4C. LVDS 3.3V DC Characteristics, $V_{DD} = V_{DDOA} = 3.3V \pm 5\%$ or 2.5V $\pm 5\%$ , $T_A = -40^{\circ}$ C to $85^{\circ}$ C

#### Table 5. Crystal Characteristics

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of Oscillation			Fundamenta	ıl	
Frequency			25		MHz
Equivalent Series Resistance (ESR)				80	Ω
Shunt Capacitance				7	pF

# Table 6. AC Characteristics, $V_{DD} = V_{DDOA} = V_{DDOB} = 3.3V \pm 5\%$ or 2.5V±5%, T<sub>A</sub> = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
	Output Frequency		F_SEL [1:0] = 00		156.25		MHz
fout			F_SEL [1:0] = 01		125		MHz
			F_SEL [1:0] = 10		100		MHz
			F_SEL [1:0] = 11		250		MHz
f <sub>REF</sub>	Reference Frequence	y	REF_CLK		25		MHz
	RMS Phase Jitter (Random); NOTE 1		156.25MHz, Integration Range: 1MHz – 20MHz		0.27		ps
ıj́it(∅)			156.25MHz, Integration Range: 12kHz – 20MHz		0.32		ps
			125MHz, Integration Range: 1MHz – 20MHz		0.33		ps
			125MHz,Integration Range: 12kHz – 20MHz		0.37		ps dBc/Hz dBc/Hz dBc/Hz
	Single-Side Band Noise Power		156.25MHz, Offset: 100Hz		-91.6		dBc/Hz
æ			156.25MHz, Offset: 1kHz		-120.8		dBc/Hz
$\Phi_{N}$			156.25MHz, Offset: 10kHz		-132.2		dBc/Hz
			156.25MHz, Offset: 100kHz		-135.0		dBc/Hz
PSNR	Power Supply Noise	Rejection	From DC to 50MHz		-50		dB
tsk(o)	Output Skew	NOTE 2, 3, 4	Between QAx/nQAx & QBx/nQBx		1.8	2.7	ns
tsk(b)	Bank Skew	NOTE 2, 4, 5				55	ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	QAx, nQAx	20% to 80%	100		400	ps
t <sub>LOCK</sub>	PLL Lock Time	-1				20	ms
V <sub>RB</sub>	Ring-back Voltage Margin; NOTE 6, 7	QBx, nQBx		-100		100	mV
t <sub>STABLE</sub>	Time before V <sub>RB</sub> is Allowed; NOTE 6, 7	QBx, nQBx		500			ps
V <sub>MAX</sub>	Absolute Maximum Output Voltage; NOTE 8, 9	QBx, nQBx				1150	mV
V <sub>MIN</sub>	Absolute Minimum Output Voltage; NOTE 8, 10	QBx, nQBx		-300			mV
V <sub>CROSS</sub>	Absolute Crossing Voltage; NOTE 8, 11, 12	QBx, nQBx		100		350	mV
$\Delta V_{CROSS}$	Total Variation of V <sub>CROSS</sub> over all edges; NOTE 8, 11, 13	QBx, nQBx				140	mV
	Rise/Fall Edge Rate; NOTE 6, 14	QBx, nQBx	Measured between -150mV to 150mV	0.6		5.5	V/ns
odc	Output Duty Cycle; NOTE 15	QBx, nQBx		47		53	%
	Output Duty Cycle	QAx, nQAx		47		53	%

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTES continued on next page.

NOTE: Characterized using a 25MHz crystal.

NOTE 1: Please refer to the phase noise plots.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the output differential cross points.

NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.

NOTE 4: Defined as skew within a bank of outputs at the same voltage and with equal load conditions.

NOTE 5: Measurement taken from differential waveform.

NOTE 6:  $T_{STABLE}$  is the time the differential clock must maintain a minimum ±150mV differential voltage after rising/falling edges before it is allowed to drop back into the V<sub>RB</sub> ±100mV differential range.

NOTE 7: Measurement taken from single ended waveform.

NOTE 8: Defined as the maximum instantaneous voltage including overshoot. See Parameter Measurement Information Section.

NOTE 9: Defined as the minimum instantaneous voltage including undershoot. See Parameter Measurement Information Section.


NOTE 10: Measured at crossing point where the instantaneous voltage value of the rising edge of Q equals the falling edge of nQ. See Parameter Measurement Information Section.

NOTE 11: Refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing. Refers to all crossing points for this measurement. See Parameter Measurement Information Section.


NOTE 12: Defined as the total variation of all crossing voltage of rising Q and falling nQ. This is the maximum allowed variance in the V<sub>CROSS</sub> for any particular system. See Parameter Measurement Information Section.

NOTE 13: Measured from -150mV to +150mV on the differential waveform (derived from Q minus nQ). The signal must be monotonic through the measurement region for rise and fall time. The 300mV measurement window is centered on the differential zero crossing.


## Typical Phase Noise at 156.25MHz (3.3V)




Typical Phase Noise at 156.25MHz (3.3V)




## **Parameter Measurement Information**




3.3V LVDS Output Load AC Test Circuit




3.3V HCSL Output Load AC Test Circuit




#### 2.5V HCSL Output Load AC Test Circuit



2.5V LVDS Output Load AC Test Circuit




3.3V HCSL Output Load AC Test Circuit




2.5V HCSL Output Load AC Test Circuit


## Parameter Measurement Information, continued




**RMS Phase Jitter** 




**Output Skew** 




**Differential Measurement Points for Ringback** 



LVDS Output Duty Cycle/Pulse Width/Period









**Differential Measurement Points for Duty Cycle/Period** 


## Parameter Measurement Information, continued




**HCSL Differential Measurement Points for Rise/Fall Time** 




Single-ended Measurement Points for Delta Cross Point




**Offset Voltage Setup** 



**Differential Measurement Points for Rise/Fall Edge Rate** 



Single-ended Measurement Points for Absolute Cross Point/Swing



**Differential Output Voltage Setup** 

## **Applications Information**

#### **Recommendations for Unused Input Pins**

#### Inputs:

#### **REF\_CLK Input**

For applications not requiring the use of the reference clock, it can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from the REF\_CLK to ground.

#### **Crystal Inputs**


For applications not requiring the use of the crystal oscillator input, both XTAL\_IN and XTAL\_OUT can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from XTAL\_IN to ground.

#### **LVCMOS Control Pins**

All control pins have internal pulldowns; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

## Interface to IDT S-RIO Switches

The ICS841N254I is designed for driving the differential reference clock input (REF\_CLK) of IDT's S-RIO 1.3 and 2.0 switch devices. Both the LVDS and the HCSL outputs of the ICS841N254I have the low-jitter, differential voltage and impedance characteristics required to provide a high-quality 156.25MHz clock signal for both S-RIO 1.3 and 2.0 switch devices. Please refer to *Figure 1A and Figure 1B* for suggested interfaces. The interfaces differ by the driving output, LVDS and HCSL, and the corresponding source termination method. In both Figure 1A and 1B, the AC-coupling capacitors are mandatory by the IDT S-RIO switch devices. The differential REF\_CLK input is internally re-biased and AC-terminated. Both interface circuits are optimized for  $50\Omega$  transmission lines and generate the voltage swing required to reliably drive the clock reference input of a IDT S-RIO switch. Please refer to IDT's S-RIO device datasheet for more details.



Outputs:

**LVDS Outputs** 


#### **Differential Outputs**


All unused differential outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.


All unused LVDS output pairs can be either left floating or terminated


Figure 1A shows the recommended interface circuit for driving the 156.25MHz reference clock of an IDT S-RIO 2.0 switch by a LVDS output (QA0, QA1) of the ICS841N254I. The LVDS-to-differential interface as shown in Figure 1A does not require any external termination resistors: the ICS841N254I driver contains an internal source termination at QA0 and QA1. The differential REF\_CLK input contains an internal AC-termination (R<sub>I</sub>) and re-bias (V<sub>BIAS</sub>).

Figure 4B shows the interface circuit for driving the 156.25MHz reference clock of an IDT S-RIO 2.0 switch by an HCSL output of the ICS841N254I (QB0, QB1): The HCSL-to-differential interface requires external termination resistors ( $22...33\Omega$  and  $50\Omega$ ) for source termination, which should be placed close the driver (QB0, QB1).









## **Overdriving the XTAL Interface**

The XTAL\_IN input can be overdriven by an LVCMOS driver or by one side of a differential driver through an AC coupling capacitor. The XTAL\_OUT pin can be left floating. The amplitude of the input signal should be between 500mV and 1.8V and the slew rate should not be less than 0.2V/nS. For 3.3V LVCMOS inputs, the amplitude must be reduced from full swing to at least half the swing in order to prevent signal interference with the power rail and to reduce internal noise. *Figure 2A* shows an example of the interface diagram for a high speed 3.3V LVCMOS driver. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This

can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most  $50\Omega$  applications, R1 and R2 can be  $100\Omega$ . This can also be accomplished by removing R1 and changing R2 to  $50\Omega$ . The values of the resistors can be increased to reduce the loading for a slower and weaker LVCMOS driver. *Figure 2B* shows an example of the interface diagram for an LVPECL driver. This is a standard LVPECL termination with one side of the driver feeding the XTAL\_IN input. It is recommended that all components in the schematics be placed in the layout. Though some components might not be used, they can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a quartz crystal as the input.




Figure 2A. General Diagram for LVCMOS Driver to XTAL Input Interface




Figure 2B. General Diagram for LVPECL Driver to XTAL Input Interface

## **HCSL Recommended Termination**

*Figure 3A* is the recommended source termination for applications where the driver and receiver will be on a separate PCBs. This termination is the standard for PCI Express<sup>™</sup> and HCSL output

types. All traces should be  $50\Omega$  impedance single-ended or  $100\Omega$  differential.




Figure 3A. Recommended Source Termination (where the driver and receiver will be on separate PCBs)

*Figure 3B* is the recommended termination for applications where a point-to-point connection can be used. A point-to-point connection contains both the driver and the receiver on the same PCB. With a matched termination at the receiver, transmission-line reflections will

be minimized. In addition, a series resistor (Rs) at the driver offers flexibility and can help dampen unwanted reflections. The optional resistor can range from  $0\Omega$  to  $33\Omega$ . All traces should be  $50\Omega$  impedance single-ended or  $100\Omega$  differential.




Figure 3B. Recommended Termination (where a point-to-point connection can be used)

## **LVDS Driver Termination**

A general LVDS interface is shown in *Figure 4*. Standard termination for LVDS type output structure requires both a 100 $\Omega$  parallel resistor at the receiver and a 100 $\Omega$  differential transmission line environment. In order to avoid any transmission line reflection issues, the 100 $\Omega$ resistor must be placed as close to the receiver as possible. IDT offers a full line of LVDS compliant devices with two types of output structures: current source and voltage source. The standard termination schematic as shown in Figure 4 can be used with either type of output structure. If using a non-standard termination, it is recommended to contact IDT and confirm if the output is a current source or a voltage source type structure. In addition, since these outputs are LVDS compatible, the amplitude and common mode input range of the input receivers should be verified for compatibility with the output.




Figure 4. Typical LVDS Driver Termination

## **VFQFN EPAD Thermal Release Path**

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 5*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Leadframe Base Package, Amkor Technology.





Figure 5. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)

#### **Schematic Layout**

*Figure 6* shows an example of ICS41N254I application schematic. In this example, the device is operated at  $V_{DD} = V_{DDOA} = V_{DDOB} = 3.3V$ . A 12pF parallel resonant 25MHz crystal is used. The load capacitance C1 = 5pF and C2 = 5pF are recommended for frequency accuracy. Depending on the parasitics of the printed circuit board layout, these values might require a slight adjustment to optimize the frequency accuracy. Crystals with other load capacitance specifications can be used. This will requiring adjusting C1 and C2. For this device, the crystal load capacitors are required for proper opteration.

As with any high speed analog circuitry, the power supply pins are vulnerable to noise. To achieve optimum jitter performance, power supply isolation is required. The ICS841N254I provides separate power supplies to isolate from coupling into the internal PLL.

In order to achieve the best possible filtering, it is recommended that the placement of the filter components be on the device side of the PCB as close to the power pins as possible. If space is limited, the 0.1uF capacitor in each power pin filter should be placed on the device side of the PCB and the other components can be placed on the opposite side.



#### Figure 6. ICS841N254I Application Schematic

Power supply filter recommendations are a general guideline to be used for reducing external noise from coupling into the devices. The filter performance is designed for wide range of noise frequencies. This low-pass filter starts to attenuate noise at approximately 10kHz. If a specific frequency noise component is known, such as switching power supply frequencies, it is recommended that component values be adjusted and if required, additional filtering be added. Additionally, good general design practices for power plane voltage stability suggests adding bulk capacitances in the local area of all devices.

The schematic example focuses on functional connections and is not configuration specific. Refer to the pin description and functional tables in the datasheet to ensure the logic control inputs are properly set.

## **Power Considerations**

This section provides information on power dissipation and junction temperature for the ICS841N254I. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the ICS841N254I is the sum of the core power plus the analog power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{DD} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>DD MAX</sub> \* (I<sub>DD MAX</sub> + I<sub>DDA MAX</sub> + I<sub>DDOA&B MAX</sub>) = 3.465V \*(113mA + 30mA + 72mA) = 744.98mW
- Power (HCSL\_output)<sub>MAX</sub> = 44.5mW \* 2 = 89.0mW

Total Power\_MAX = (3.465V, with all outputs switching) = 744.98mW + 89.0mW = 833.98mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad, and directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 37.7°C/W per Table 7 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

85°C + 0.834W \* 37.7°C/W = 116.4°C. This is below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

#### Table 7. Thermal Resistance $\theta_{\text{JA}}$ for 32 Lead VFQFN, Forced Convection

θ <sub>JA</sub> Vs. Air Flow					
Meters per Second	0	1	2.5		
Multi-Layer PCB, JEDEC Standard Test Boards	37.7°C/W	32.9°C/W	29.5°C/W		

#### 3. Calculations and Equations.

The purpose of this section is to calculate power dissipation on the IC per HCSL output pair.

HCSL output driver circuit and termination are shown in Figure 7.




Figure 7. HCSL Driver Circuit and Termination

HCSL is a current steering output which sources a maximum of 17mA of current per output. To calculate worst case on-chip power dissipation, use the following equations which assume a  $50\Omega$  load to ground.

The highest power dissipation occurs when  $V_{DD-MAX}$ .

 $\begin{array}{ll} \text{Power} &= (V_{DD\_MAX} - V_{OUT}) * I_{OUT}, \;\; \text{since} \; V_{OUT} - I_{OUT} * R_L \\ &= (V_{DD\_MAX} - I_{OUT} * R_L) * I_{OUT} \\ &= (3.465V - 17mA * 50\Omega) * 17mA \end{array}$ 

Total Power Dissipation per output pair = 44.5mW

## **Reliability Information**

Table 8.  $\theta_{\text{JA}}$  vs. Air Flow Table for a 32-lead VFQFN


$\theta_{JA}$ vs. Air Flow					
Meters per Second	0	1	2.5		
Multi-Layer PCB, JEDEC Standard Test Boards	37.7°C/W	32.9°C/W	29.5°C/W		


### **Transistor Count**


The transistor count for ICS841N254I is: 23,445

## Package Outline and Package Dimensions

Package Outline - K Suffix for 32 Lead VFQFN







There are 2 methods of indicating pin 1 corner at the back of the VFQFN package are:

- 1. Type A: Chamfer on the paddle (near pin 1)
- 2. Type C: Mouse bite on the paddle (near pin 1)

#### Table 9. Package Dimensions

JEDEC Variation: VHHD-2/-4 All Dimensions in Millimeters						
Symbol	Minimum	Nominal	Maximum			
Ν	32					
Α	0.80 1.00					
A1	0 0.05					
A3	0.25 Ref.					
b	0.18	0.25	0.30			
N <sub>D</sub> & N <sub>E</sub>			8			
D & E	5.00 Basic					
D2 & E2	3.0		3.3			
е	0.50 Basic					
L	0.30	0.40	0.50			

Reference Document: JEDEC Publication 95, MO-220

NOTE: The following package mechanical drawing is a generic drawing that applies to any pin count VFQFN package. This drawing is not intended to convey the actual pin count or pin layout of this device. The pin count and pinout are shown on the front page. The package dimensions are in Table 9.

## Table 10. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
841N254AKI	ICS41N254AI	32 Lead VFQFN	Tray	-40°C to 85°C
841N254AKIT	ICS1N254AI	32 Lead VFQFN	2500 Tape & Reel	-40°C to 85°C
841N254AKILF	ICS1N254AIL	"Lead-Free" 32 Lead VFQFN	Tray	-40°C to 85°C
841N254AKILFT	ICS1N254AIL	"Lead-Free" 32 Lead VFQFN	2500 Tape & Reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications, such as those requiring high reliability or other extraordinary environmental requirements are not recommended without



# 6024 Silver Creek Valley Road

San Jose, California 95138

#### **Sales** 800-345-7015 (inside USA) +408-284-8200 (outside USA) Fax: 408-284-2775 www.IDT.com/go/contactIDT

#### **Technical Support**

netcom@idt.com +480-763-2056

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.