T-46-23-14

### Advance Information

## 32K x 8 Bit BiCMOS Static **Random Access Memory**

The 6706 is a 262,144 bit static random access memory organized as 32,768 words of 8 bits, fabricated using high performance silicon-gate BiCMOS technology. Static design eliminates the need for external clocks or timing strobes.

Output enable (G) is a special control feature that provides increased system flexibility and eliminates bus contention problems.


The 6706 is available in a 600 mil, 28 lead sidebraze package.

- Single 5.0 V ± 10% Power Supply
- Fully Static No Clock or Timing Strobes Necessary


Row

- All Inputs and Outputs are TTL Compatible
- Three State Outputs
- Fast Access Times: 15/20 ns

# **BLOCK DIAGRAM**



### Military 6706



**AVAILABLE AS** 

1) JAN: N/A

2) SMD: N/A 3) 883: 6706 - XX/BXAJC

X = CASE OUTLINE AS FOLLOWS:

PACKAGE: DIL:

XX =Speed in ns (15, 20)

P	PIN NAMES					
Ao - A <sub>14</sub>	Address					
W	Write Enable					
S	Chip Select					
G	Output Enable					
DQ <sub>0</sub> - DQ <sub>7</sub>	Data Input/Output					
Vcc	+5.0 V Power Supply					
V <sub>SS</sub>	Ground					

. :	Truth Table										
S	S G W		W Mode I/		Cycle						
Н	Х	X	Not Selected	High - Z	<del></del>						
L	Н	Н	Read	High - Z							
L	L	Н	Read	DOUT	Read Cycle						
L	Х	L	Write	D <sub>IN</sub>	Write Cycle						

X = Don't Care

This document contains information on a new product, Specifications and information herein are subject to change without notice.



10TOROLA 🖼

PIN ASSIGNMENTS							
Function	DIL Case 719-03	Burn-In (Condition-D)					
A <sub>14</sub>	1	CP17					
A <sub>12</sub>	2	CP4					
A <sub>7</sub>	3	CP5					
A <sub>6</sub>	4	CP6					
A <sub>5</sub>	5	CP7					
A <sub>4</sub>	6	CP8					
Aз	7	CP9					
A <sub>2</sub>	8	CP10					
A <sub>1</sub>	9	CP11					
A <sub>0</sub>	10	CP12					
DQ <sub>2</sub>	11	CP18 to R <sub>1</sub>					
DQ <sub>1</sub>	12	CP18 to R <sub>1</sub>					
DQ <sub>0</sub>	13	CP18 to R <sub>1</sub>					
V <sub>SS</sub>	14	GND					
DQ3	15	CP18 to R <sub>1</sub>					
DQ <sub>4</sub>	16	CP18 to R <sub>1</sub>					
DQ <sub>5</sub>	17	CP18 to R <sub>1</sub>					
DQ <sub>6</sub>	18	CP18 to R <sub>1</sub>					
DQ <sub>7</sub>	19	CP18 to R <sub>1</sub>					
ริ	20	CP2					
A <sub>10</sub>	21	CP13					
G	22	CP1					
A <sub>11</sub>	23	CP14					
Ag	24	CP15					
Ag	25	ÇP16					
A <sub>13</sub>	26	CP3					
W	27	CP1					
		7					

	T-4	۱.,	-2	2	•
<b>BURN-IN CONDITIONS:</b>	1 11				

	<del></del>				<del></del>								
Vc	$V_{CC}$ = 5.0 V(min)/ 6.0 V(max), R <sub>1</sub> = 39.2 k $\Omega$ ± 20%, C <sub>1</sub> = 0.1 $\mu$ F ± 20%, $V_{H}$ = 3.0 V(min)/5.0 V(max), $V_{L}$ = ~ 0.5 V(min)/0.0 V(max),												
CP1:	100 kHz	CP6:	3.125 kHz	CP11:	97.66 Hz	CP16:	3,052 Hz						
CP2:	50 kHz	CP7:	1.563 kHz	CP12:	48.83 Hz	CP17:	1.526 Hz						
CP3:	25 kHz	CP8:	0.781 kHz	CP13:	24.41 Hz	CP18:	0.763 Hz						
CP4:	12.5 kHz	CP9:	0.391 kHz	CP14:	12.21 Hz	CP19:	0.382 Hz						
CP5:	6.25 kHz	CP10:	0.195 kHz	CP15:	6.104 Hz	CP20:	0.191 Hz						

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This BiCMOS memory circuit has been designed to meet the do and ac

This BiCMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 Ifpm is maintained.

Absolute Maximum Ratings: (See Note)								
Rating	Symbol	Value	Unit					
Power Supply Voltage	Vçc	-0.5 to +7.0	٧					
Voltage Relative to VSS for any Pin Except VCC	V <sub>IN</sub> , VOUT	-0.5 to V <sub>CC</sub> +0.5	V					
Output Current	lout	±30	mA					
Power Dissipation	PD	2,0	W					
Temperature Under Bias	T <sub>bias</sub>	-55 to +125	°C					
Operating Temperature	TA	-55 to +125	°C					
StorageTemperature	T <sub>stg</sub>	-65 to +150	°C					

VCC, C1 to GND

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

Vċc

28

#### DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = -55^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ Unless Otherwise Noted})$ 

T-46-23-14

RECOMMENDED OPERATING CONDITIONS								
Parameter	Symbol	Min	Тур	Max	Unit			
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V			
Input High Voltage	VIH	2.2	_	V <sub>CC</sub> + 0.3 *	٧			
Input Low Voltage	VĮL	- 0.5 **	<del></del>	0.8	V			

<sup>\*</sup>  $V_{IH}$  (max) =  $V_{CC}$  + 0.3 V dc;  $V_{IH}$  (max) = + 2.0 V ac (pulse width  $\leq$  2.0 ns) for I  $\leq$  20 mA.

<sup>\*\*</sup>  $V_{IL}$  (min) = -0.5 V dc;  $V_{IL}$  (min) = -2.0 V ac (pulse width  $\leq$  2.0 ns) for  $I \leq$  20 mA.

DC CHARACTERISTICS							
Parameter  Input Leakage Current (All Inputs, V <sub>in</sub> = 0 to V <sub>CC</sub> )		Symbol	Min	Max	Unit		
		lkg(l)		±2.0	μА		
Output Leakage Current ( $\overline{S} = V_{IH}$ , $V_{O}$	UT = 0 to VCC)	lkg(O)	_	±2.0	μА		
AC Supply Current (I <sub>OUT</sub> = 0 mA)	6706-15: t <sub>AVAV</sub> = 15 ns 6706-20: t <sub>AVAV</sub> = 20 ns	I <sub>CCA</sub> I <sub>CCA</sub>	_	190 180	mA mA		
Output Low Voltage (I <sub>OL</sub> = 8.0 mA)		V <sub>OL</sub>		0.4	V		
Output High Voltage ( $IOH = -4.0 \text{ mA}$ )		VOH	2.4		٧		

Characteristic	Symbol	Max	Unit
Address Input Capacitance	C <sub>in</sub>	5.0	pF
Control Pin Input Capacitance $(\overline{S}, \overline{G}, \overline{W})$	C <sub>in</sub>	6.0	pF
I/O Capacitance	C <sub>I/O</sub>	6.0	рF

### **AC OPERATING CONDITIONS AND CHARACTERISTICS**

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = -55^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, \text{ Unless Otherwise Noted})$ 

**AC TEST LOADS** 

OR EQUIVALENT




Figure 1A.




Figure 1B.


## ETOM E F 1450800 1257464 E G 344 (DIZANYROMAM) DZ AJOROTOM

	Symbol	Symbol	670	6706-15		6706-20		
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	tavav	tRC	15	_	20		ns	3
Address Access Time	tAVQV	tAA	_	15	_	20	ns	
Chip Select Access Time	tslQV	tACS		15	-	20	ns	-
Output Enable Access Time	tGLQV	<sup>t</sup> OE	_	9.0	_	12	ns	
Output Hold from Address Change	tAXQX	tон	3.0		3.0	_	ns	
Chip Select Low to Output Active	tslqx	tLZ	0		0	1	ns	4, 5, 6
Chip Select High to Output High-Z	tsHQZ	tHZ	0	7.0	0	9.0	ns	4, 5, 6
Output Enable to Output Active	tGLQX	tLZ	0		0		ns	4, 5, 6
Output Enable to Output High-Z	tGHQZ	tHZ	0	7.0	0	9.0	ns	4, 5, 6


#### NOTES:

- 1.  $\overline{W}$  is high for read cycle.
- 2. Product sensitivities to noise require proper grounding and decoupling of the power supplies as well as minimization or elimination of the buss contention conditions during the read and write cycles.
- 3. All read cycle timing is referenced from the last valid address to the first transitioning address.
- 4. At any given voltage and temperature, tSHQZ max is less than tSLQX min, and tGHQX max is less than tGHQX min, both for a given device and from device to device.
- 5. Transition is measured ±500 mV from steady-state voltage with load of Figure 1B.
- 6. These parameters are periodically sampled and not 100% tested.
- 7. Device is continuously selected ( $\overline{S} = V_{IL}$ ,  $\overline{G} = V_{IL}$ ).
- 8. Address valid prior to coincident with  $\overline{S}$  going low.

#### **READ CYCLE 1** (See Note 7)



### READ CYCLE 2 (See Note 8)




# MOTOROLA SC (MEMORY/ASIC) 46E D 6367251 0080265 5 MOT3

	Symbol	Symbol	670	6706-15		6-20		23-14
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	t <sub>AVAV</sub>	twc	15	[ <del>-</del>	20		ns	3
Address Setup Time	†AVWL	t <sub>AS</sub>	0		0		ns	
Address Valid to End of Write	tavwh	tAW	10	-	12	_	ns	
Write Pulse Width	tWLWH, tWLSH	tWΡ	9.0	_	11		ns	_
Data Valid to End of Write	tDVWH	tDW	6.0	_	8.0		ns	. <del>.</del>
Data Hold Time	twhox	<sup>†</sup> DH	0	<u> </u>	0	_	ns	
Write Low to Data High-Z	twlqz	twz	0	7.0	_	9.0	ns	4, 5, 6
Write High to Output Active	twhax	tow	0	_	0	_	ns	4, 5, 6
Write Recovery Time	twhax	twn	1.0	_	1.0	_	ns	

#### NOTES:

- 1. A write occurs during the overlap of  $\overline{S}$  low and  $\overline{W}$  low.
- 2. Product sensitivities to noise require proper grounding and decoupling of the power supplies as well as minimization or elimination of the buss contention conditions during the read and write cycles.
- 3. All write cycle timing is referenced from the last valid address to the first transitioning address.
- 4. Transition is measured ±500 mV from steady-state voltage with load of Figure 1B.
- 5. Parameters is sampled and not 100% tested.
- 6. At any given voltage and temperature, tWLQZ max is less than tWHQX min both for a given device and from device to device.




T-46-23-14

	Symbol	Symbol	6706-15		670	6706-20		
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tavav	twc	15		20	_	ns	3 (above)
Address Setup Time	tAVSL	t <sub>AS</sub>	0	_	0		ns	
Address Valid to End of Write	tAVSH	taw	10	-	12	-	ns	_
Chip Select to End of Write	tslwh, tslsh	tcw	9.0	_	11	_	ns	1, 2 (below)
Data Valid to End of Write	tDVSH	tDW	7.0		9.0		ns	
Data Hold Time	tSHDX	tDH	0		0		ns	
Write Recovery Time	tSHAX	tWR	1,0	_	1.0	_	ns	

#### NOTES:

- 1. If  $\overline{S}$  goes low coincident with or after  $\overline{W}$  goes low, the output will remain in a high impedance condition.
- 2. If  $\overline{S}$  goes high coincident with or before  $\overline{W}$  goes high, the output will remain in a high impedance condition.



### **TIMING LIMITS**

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

Motorola reserves the right to make changes without further notice to any products herein to Improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life; or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall Indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and (A) are registered trademarks of Motorola, Inc. Motorola, Inc. Is an Equal Opportunity/Affirmative Action Employer.

#### **Literature Distribution Centers:**

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Center; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.

JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.





