

**MOTOROLA  
SEMICONDUCTOR  
TECHNICAL DATA**

MOTOROLA SC (MEMORY/ASIC)

T-46-23-14

**Military 6706****Advance Information****32K x 8 Bit BiCMOS Static  
Random Access Memory**

The 6706 is a 262,144 bit static random access memory organized as 32,768 words of 8 bits, fabricated using high performance silicon-gate BiCMOS technology. Static design eliminates the need for external clocks or timing strobes.

Output enable ( $\bar{G}$ ) is a special control feature that provides increased system flexibility and eliminates bus contention problems.

The 6706 is available in a 600 mil, 28 lead sidebrazed package.

- Single 5.0 V  $\pm 10\%$  Power Supply
- Fully Static — No Clock or Timing Strokes Necessary
- All Inputs and Outputs are TTL Compatible
- Three State Outputs
- Fast Access Times: 15/20 ns




SRAM

**AVAILABLE AS**

- 1) JAN: N/A
  - 2) SMD: N/A
  - 3) 883: 6706 - XX/BXAJC
- X = CASE OUTLINE AS FOLLOWS:  
PACKAGE: DIL: X

XX = Speed in ns (15, 20)

**BLOCK DIAGRAM****PIN NAMES**

A <sub>0</sub> - A <sub>14</sub>	Address
$\bar{W}$	Write Enable
$\bar{S}$	Chip Select
$\bar{G}$	Output Enable
DQ <sub>0</sub> - DQ <sub>7</sub>	Data Input/Output
V <sub>CC</sub>	+5.0 V Power Supply
V <sub>SS</sub>	Ground

**Truth Table**

$\bar{S}$	$\bar{G}$	$\bar{W}$	Mode	I/O Pin	Cycle
H	X	X	Not Selected	High - Z	—
L	H	H	Read	High - Z	—
L	L	H	Read	DOUT	Read Cycle
L	X	L	Write	DIN	Write Cycle

X = Don't Care

This document contains information on a new product. Specifications and information herein are subject to change without notice.



PIN ASSIGNMENTS		
Function	DIL Case 719-03	Burn-In (Condition-D)
A14	1	CP17
A12	2	CP4
A7	3	CP5
A6	4	CP6
A5	5	CP7
A4	6	CP8
A3	7	CP9
A2	8	CP10
A1	9	CP11
A0	10	CP12
DQ2	11	CP18 to R1
DQ1	12	CP18 to R1
DQ0	13	CP18 to R1
VSS	14	GND
DQ3	15	CP18 to R1
DQ4	16	CP18 to R1
DQ5	17	CP18 to R1
DQ6	18	CP18 to R1
DQ7	19	CP18 to R1
$\bar{S}$	20	CP2
A10	21	CP13
$\bar{G}$	22	CP1
A11	23	CP14
A9	24	CP15
A8	25	CP16
A13	26	CP3
$\bar{W}$	27	CP1
VCC	28	VCC, C1 to GND

## BURN-IN CONDITIONS:

$V_{CC} = 5.0 \text{ V(min)}/6.0 \text{ V(max)}$ ,  $R_1 = 39.2 \text{ k}\Omega \pm 20\%$ ,  $C_1 = 0.1 \mu\text{F} \pm 20\%$ ,  
 $V_H = 3.0 \text{ V(min)}/5.0 \text{ V(max)}$ ,  $V_L = -0.5 \text{ V(min)}/0.0 \text{ V(max)}$ ,

CP1: 100 kHz CP6: 3.125 kHz CP11: 97.66 Hz CP16: 3.052 Hz  
 CP2: 50 kHz CP7: 1.563 kHz CP12: 48.83 Hz CP17: 1.526 Hz  
 CP3: 25 kHz CP8: 0.781 kHz CP13: 24.41 Hz CP18: 0.763 Hz  
 CP4: 12.5 kHz CP9: 0.391 kHz CP14: 12.21 Hz CP19: 0.382 Hz  
 CP5: 6.25 kHz CP10: 0.195 kHz CP15: 6.104 Hz CP20: 0.191 Hz

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This BiCMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 lfm is maintained.

Absolute Maximum Ratings: (See Note)			
Rating	Symbol	Value	Unit
Power Supply Voltage	VCC	-0.5 to +7.0	V
Voltage Relative to VSS for any Pin Except VCC	VIN, VOUT	-0.5 to VCC +0.5	V
Output Current	IOUT	$\pm 30$	mA
Power Dissipation	PD	2.0	W
Temperature Under Bias	Tbias	-55 to +125	°C
Operating Temperature	TA	-55 to +125	°C
Storage Temperature	Tstg	-65 to +150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

## DC OPERATING CONDITIONS AND CHARACTERISTICS

(V<sub>CC</sub> = 5.0 V ± 10%, T<sub>A</sub> = -55°C to +125°C, Unless Otherwise Noted)

T-46-23-14

RECOMMENDED OPERATING CONDITIONS					
Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage (Operating Voltage Range)	V <sub>CC</sub>	4.5	5.0	5.5	V
Input High Voltage	V <sub>IH</sub>	2.2	—	V <sub>CC</sub> + 0.3 *	V
Input Low Voltage	V <sub>IL</sub>	-0.5 **	—	0.8	V

\* V<sub>IH</sub> (max) = V<sub>CC</sub> + 0.3 V dc; V<sub>IH</sub> (max) = +2.0 V ac (pulse width ≤ 2.0 ns) for I ≤ 20 mA.\*\* V<sub>IL</sub> (min) = -0.5 V dc; V<sub>IL</sub> (min) = -2.0 V ac (pulse width ≤ 2.0 ns) for I ≤ 20 mA.

DC CHARACTERISTICS					
Parameter	Symbol	Min	Max	Unit	
Input Leakage Current (All Inputs, V <sub>IN</sub> = 0 to V <sub>CC</sub> )	I <sub>lkg(I)</sub>	—	±2.0	μA	
Output Leakage Current ( $\bar{S}$ = V <sub>IH</sub> , V <sub>OUT</sub> = 0 to V <sub>CC</sub> )	I <sub>lkg(O)</sub>	—	±2.0	μA	
AC Supply Current (I <sub>OUT</sub> = 0 mA)	I <sub>CCA</sub>	—	190	mA	
6706-15: t <sub>AVAV</sub> = 15 ns	I <sub>CCA</sub>	—	180	mA	
6706-20: t <sub>AVAV</sub> = 20 ns	I <sub>CCA</sub>	—	180	mA	
Output Low Voltage (I <sub>OL</sub> = 8.0 mA)	V <sub>OL</sub>	—	0.4	V	
Output High Voltage (I <sub>OH</sub> = -4.0 mA)	V <sub>OH</sub>	2.4	—	V	

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T <sub>A</sub> = 25°C, Periodically Sampled Rather Than 100% Tested)			
Characteristic	Symbol	Max	Unit
Address Input Capacitance	C <sub>in</sub>	5.0	pF
Control Pin Input Capacitance ( $\bar{S}$ , $\bar{G}$ , $\bar{W}$ )	C <sub>in</sub>	6.0	pF
I/O Capacitance	C <sub>I/O</sub>	6.0	pF

## AC OPERATING CONDITIONS AND CHARACTERISTICS

(V<sub>CC</sub> = 5.0 V ± 10%, T<sub>A</sub> = -55°C to +125°C, Unless Otherwise Noted)

Input Timing Measurement Reference Level	1.5 V
Input Pulse levels	0 to 3.0 V
Input Rise/Fall Times	≤ 3.0 ns
Output Timing Measurement Reference Level	1.5 V


AC TEST LOADS  
OR EQUIVALENT

Figure 1A.




Figure 1B.

T-46-23-14

**NOTES:**

1.  $\overline{W}$  is high for read cycle.
2. Product sensitivities to noise require proper grounding and decoupling of the power supplies as well as minimization or elimination of the buss contention conditions during the read and write cycles.
3. All read cycle timing is referenced from the last valid address to the first transitioning address.
4. At any given voltage and temperature,  $t_{SHQZ}$  max is less than  $t_{SLQX}$  min, and  $t_{GHQX}$  max is less than  $t_{GHQX}$  min, both for a given device and from device to device.
5. Transition is measured  $\pm 500$  mV from steady-state voltage with load of Figure 1B.
6. These parameters are periodically sampled and not 100% tested.
7. Device is continuously selected ( $\overline{S} = V_{IL}$ ,  $\overline{G} = V_{IL}$ ).
8. Address valid prior to coincident with  $\overline{S}$  going low.


**WRITE CYCLE 1** ( $\overline{W}$  Controlled, See Notes 1 and 2)

T-46-23-14

Parameter	Symbol Standard	Symbol Alternate	6706-15		6706-20		Unit	Notes
			Min	Max	Min	Max		
Write Cycle Time	$t_{AVAV}$	$t_{WC}$	15	—	20	—	ns	3
Address Setup Time	$t_{AVWL}$	$t_{AS}$	0	—	0	—	ns	—
Address Valid to End of Write	$t_{AVWH}$	$t_{AW}$	10	—	12	—	ns	—
Write Pulse Width	$t_{WLWH}$ , $t_{WLSH}$	$t_{WP}$	9.0	—	11	—	ns	—
Data Valid to End of Write	$t_{DVWH}$	$t_{DW}$	6.0	—	8.0	—	ns	—
Data Hold Time	$t_{WHDX}$	$t_{DH}$	0	—	0	—	ns	—
Write Low to Data High-Z	$t_{WLQZ}$	$t_{WZ}$	0	7.0	—	9.0	ns	4, 5, 6
Write High to Output Active	$t_{WHQX}$	$t_{OW}$	0	—	0	—	ns	4, 5, 6
Write Recovery Time	$t_{WHAX}$	$t_{WR}$	1.0	—	1.0	—	ns	—

**NOTES:**

1. A write occurs during the overlap of  $\overline{S}$  low and  $\overline{W}$  low.
2. Product sensitivities to noise require proper grounding and decoupling of the power supplies as well as minimization or elimination of the buss contention conditions during the read and write cycles.
3. All write cycle timing is referenced from the last valid address to the first transitioning address.
4. Transition is measured  $\pm 500$  mV from steady-state voltage with load of Figure 1B.
5. Parameters is sampled and not 100% tested.
6. At any given voltage and temperature,  $t_{WLQZ}$  max is less than  $t_{WHQX}$  min both for a given device and from device to device.


**WRITE CYCLE 1** ( $\overline{W}$  Controlled)


T-46-23-14

WRITE CYCLE 2 ( $\overline{S}$ Controlled, See Notes 1 and 2 above)								
Parameter	Symbol Standard	Symbol Alternate	6706-15		6706-20		Unit	Notes
			Min	Max	Min	Max		
Write Cycle Time	$t_{AVAV}$	$t_{WC}$	15	—	20	—	ns	3 (above)
Address Setup Time	$t_{AVSL}$	$t_{AS}$	0	—	0	—	ns	—
Address Valid to End of Write	$t_{AVSH}$	$t_{AW}$	10	—	12	—	ns	—
Chip Select to End of Write	$t_{SLWH}, t_{SLSH}$	$t_{CW}$	9.0	—	11	—	ns	1, 2 (below)
Data Valid to End of Write	$t_{DVSH}$	$t_{DW}$	7.0	—	9.0	—	ns	—
Data Hold Time	$t_{SHDX}$	$t_{DH}$	0	—	0	—	ns	—
Write Recovery Time	$t_{SHAX}$	$t_{WR}$	1.0	—	1.0	—	ns	—

**NOTES:**

1. If  $\overline{S}$  goes low coincident with or after  $\overline{W}$  goes low, the output will remain in a high impedance condition.
2. If  $\overline{S}$  goes high coincident with or before  $\overline{W}$  goes high, the output will remain in a high impedance condition.

**TIMING LIMITS**

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

Motorola reserves the right to make changes without further notice to any products herein to improve reliability, function or design. Motorola does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and  $\text{M}$  are registered trademarks of Motorola, Inc. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

**Literature Distribution Centers:**

USA: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036.

EUROPE: Motorola Ltd.; European Literature Center; 88 Tanners Drive, Blakelands, Milton Keynes, MK14 5BP, England.

JAPAN: Nippon Motorola Ltd.; 4-32-1, Nishi-Gotanda, Shinagawa-ku, Tokyo 141, Japan.

ASIA PACIFIC: Motorola Semiconductors H.K. Ltd.; Silicon Harbour Center, No. 2 Dai King Street, Tai Po Industrial Estate, Tai Po, N.T., Hong Kong.

**MOTOROLA**

6706