

January 1994

#### DESCRIPTION

The SSI 73K212L is a highly integrated single-chip modem IC which provides the functions needed to construct a typical Bell 212A full-duplex modem. Using an advanced CMOS process that integrates analog, digital and switched-capacitor filter functions on a single substrate, the SSI 73K212L offers excellent performance and a high level of functional integration in a single 28-Lead PLCC, 28- or 22-pin DIP configuration. The SSI 73K212L operates from a single +5V supply.

The SSI 73K212L includes the DPSK and FSK modulator/demodulator functions, call progress and handshake tone monitor test modes and a DTMF dialer. This device supports all Bell 212A modes of operation allowing both synchronous and asychronous communications.

Test features such as analog loop, digital loop, and remote digital loopback are provided. Internal pattern generators are also included for self-testing. The SSI 73K212L is designed to appear to the systems designer as a microprocessor peripheral, and will easily interface with popular one-chip microprocessors

#### **FEATURES**

- One-chip Bell 212A and 103 standard compatible modem data pump
- Full-duplex operation at 0-300 bit/s (FSK) or 1200 bit/s (DPSK)
- Pin and software compatible with other SSI K-Series 1-chip modems
- Interfaces directly with standard microprocessors (8048, 80C51 typical)
- Serial or parallel microprocessor bus for control
- Serial port for data transfer
- Both synchronous and asynchronous modes of operation
- Call progress, carrier, precise answer tone and long loop detectors
- DTMF generators
- Test modes available: ALB, DL, RDL, Mark, Space, Alternating bit patterns
- Precise automatic gain control allows 45 dB dynamic range
- CMOS technology for low power consumption using 30 mW @ 5V
- Single +5V supply

(Continued)

#### **PIN DIAGRAM BLOCK DIAGRAM** CLK [ DTMF & 28 GND XTL1 📋 2 27 RXA FSK MODULATOR/ DEMODULATOR XTI 2 VREE FOR ADO CONTROL RESET AD1 [ 5 DIGITAL PROCESSING ISET PSK MODULATOR/ EMODULATOR 23 RXCLK STATUS AD3 🛭 7 22 RXD AD4 🛚 a 21 TXD STATUS ADS 20 🛚 CS DETECT FUNCTIONS AD6 🗓 10 19 EXCLK TXD E AD7 [ 11 18 TXCLK ALE [ 12 17 N INT CLOCK GENERATOR WR 13 POWER 16 TXA RD [ 15 VDD RCK SCK CAUTION: Use handling procedures necessary for a static sensitive component.

3-1

■ 8253965 0012454 **1**93 **■** 

0194 - rev

### **DESCRIPTION** (Continued)

(80C51 typical) for control of modem functions through its 8-bit multiplexed address/data bus or serial control bus. An ALE control line simplifies address demultiplexing. Data communications occurs through a separate serial port only.

The SSI 73K212L is ideal for use in either free standing or integral system modem products where full-duplex 1200 bit/s data communications over the 2-wire switched telephone network is desired. Its high functionality, low power consumption and efficient packaging simplify design requirements and increase system reliability. A complete modem requires only the addition of the phone line interface, a control microprocessor, and RS-232 level convertor for a typical system. The SSI 73K212L is part of SSi's K-Series family of pin and function compatible single-chip modem products. These devices allow systems to be configured for higher speeds and Bell or CCITT operation with only a single component change.

### **OPERATION**

#### **ASYNCHRONOUS MODE**

Data transmission for the DPSK mode requires that data ultimately be transmitted in a synchronous fashion. The SSI 73K212L includes ASYNC/SYNC and SYNC/ASYNC converters which delete or insert stop bits in order to transmit data within a 0.01% rate. In asynchronous mode the serial data comes from the TXD pin into the ASYNC/SYNC converter. The ASYNC/SYNC converter accepts the data provided on the TXD pin which normally must be 1200 bit/s +1.0%, -2.5%. The rate converter will then insert or delete stop bits in order to output a signal which is 1200 bit/s±.01% (±.01% is the required synchronous data rate accuracy).

The serial data stream from the ASYNC/SYNC converter is passed through the data scrambler and onto the analog modulator. The data scrambler can be bypassed under processor control when unscrambled data must be transmitted. The ASYNC/SYNC rate converter and the data scrambler are bypassed in all FSK modes. If serial input data contains a break signal through one character (including start and stop bits) the break will be extended to at least 2 • N + 3 bits long (where N is the number of transmitted bits/character).

Serial data from the demodulator is passed first through the data descrambler and then through the SYNC/ASYNC rate converter. The SYNC/ASYNC convertor will reinsert any deleted stop bits and transmit output data at an intra-character rate (bit-to-bit timing) of no greater than 1219 bit/s. An incoming break signal (low through two characters) will be passed through without incorrectly inserting a stop bit.

#### SYNCHRONOUS MODE

The Bell 212A standard defines synchronous operation only at 1200 bit/s. Operation is similar to that of the asynchronous mode except that data must be synchronized to a provided clock and no variation in data transfer rate is allowable. Serial input data appearing at TXD must be valid on the rising edge of TXCLK.

TXCLK is an internally derived 1200 Hz signal in internal mode and is connected internally to the RXCLK pin in slave mode. Receive data at the RXD pin is clocked out on the falling edge of RXCLK. The ASYNCH/SYNCH converter is bypassed when synchronous mode is selected and data is transmitted out at the same rate as it is input.

#### DPSK MODULATOR/DEMODULATOR

The SSI 73K212L modulates a serial bit stream into dibit pairs that are represented by four possible phase shifts as prescribed by the Bell 212A standard. The baseband signal is then filtered to reduce intersymbol interference on the bandlimited 2-wire telephone line. Transmission occurs using either a 1200 Hz (originate mode) or 2400 Hz carrier (answer mode). Demodulation is the reverse of the modulation process, with the incoming analog signal eventually decoded into di-bits and converted back to a serial bit stream. The demodulator also recovers the clock which was encoded into the analog signal during modulation. Demodulation occurs using either a 1200 Hz carrier (answer mode or ALB originate mode) or a 2400 Hz carrier (originate mode or ALB answer mode). The SSI 73K212L uses a phase locked loop coherent demodulation technique for optimum receiver performance.

#### FSK MODULATOR/DEMODULATOR

The FSK modulator produces a frequency modulated analog output signal using two discrete frequencies to represent the binary data. In the Bell 103, the standard frequencies of 1270 and 1070 Hz (originate, mark and

space) or 2225 and 2025 Hz (answer, mark and space) are used. V.21 mode uses 980 and 1180 Hz (originate, mark and space) or 1650 and 1850 Hz (answer, mark and space). Demodulation involves detecting the received frequencies and decoding them into the appropriate binary value. The rate converter and scrambler/descrambler are bypassed in the 103 mode.

#### PASSBAND FILTERS AND EQUALIZERS

High and low band filters are included to shape the amplitude and phase response of the transmit and receive signals and provide compromise delay equalization and rejection of out-of-band signals in the receive channel. Amplitude and phase equalization are necessary to compensate for distortion of the transmission line and to reduce intersymbol interference in the bandlimited receive signal. The transmit signal filtering approximates a 75% square root of raised Cosine frequency response characteristic.

#### AGC

The automatic gain control maintains a signal level at the input to the demodulators which is constant to within 1 dB. It corrects quickly for increases in signal which would cause clipping and provides a total receiver dynamic range of >45 dB.

#### PARALLEL BUS INTERFACE

Four 8-bit registers are provided for control, option select and status monitoring. These registers are addressed with the ADD, AD1, and AD2 multiplexed address lines (latched by ALE) and appear to a control microprocessor as four consecutive memory locations. Two control registers and the tone register are read/write memory. The status detect register is read only and cannot be modified except by modem response to monitored parameters.

#### SERIAL COMMAND INTERFACE

The serial command mode allows access to the SSI 73K212L control and status registers via a serial command port (22-pin version only). In this mode the A0, A1 and A2 lines provide register addresses for data passed through the data pin under control of the RD and WR lines. A read operation is initiated when the RD line is taken low. The next eight cycles of EXCLK will then transfer out eight bits of the selected address location LSB first. A write takes place by shifting in eight bits of data LSB first for eight consecutive cycles of

EXCLK. WR is then pulsed low and data transferred into the selected register occurs on the rising edge of WR.

#### SPECIAL DETECT CIRCUITRY

The special detect circuitry monitors the received analog signal to determine status or presence of carrier, call-progress tones, answer tone and weak received signal, (long loop condition). An unscrambled mark request signal is also detected when the received data out of the DPSK demodulator before the descrambler has been high for 165.5 ms  $\pm$  6.5 ms minimum. The appropriate detect register bit is set when one of these conditions changes and an interrupt is generated for all purposes except long loop. The interrupts are disabled (masked) when the enable interrupt bit is set to 0.

#### **DTMF GENERATOR**

The DTMF generator will output one of 16 standard tone pairs determined by a 4-bit binary value and TX DTMF mode bit previously loaded into the tone register. Tone generation is initiated when the DTMF mode is selected using the tone register and the transmit enable (CR0 bit D1) is changed from 0 to 1.

3-3

### PIN DESCRIPTION

### **POWER**

NAME	28-PIN	22-PIN	TYPE	DESCRIPTION
GND	28	1	ı	System Ground.
VDD	15	11	1	Power supply input, 5V $\pm$ 10% (73K212L). Bypass with .1 and 22 $\mu\text{F}$ capacitors to ground.
VREF	26	21	0	An internally generated reference voltage. Bypass with 0.1 $\mu$ F capacitor to GND.
ISET	24	19	ı	Chip current reference. Sets bias current for op-amps. The chip current is set by connecting this pin to VDD through a 2 M $\Omega$ resistor. ISET should be bypassed to GND with a 0.1 $\mu$ F capacitor.

### PARALLEL MICROPROCESSOR INTERFACE

	7	T	<del></del>				
ALE	12	-	I	Address latch enable. The falling edge of ALE latches the address on AD0-AD2 and the chip select on CS.			
AD0-AD7	4-11	-	I/O	Address/data bus. These bidirectional tri-state multi- plexed lines carry information to and from the internal registers.			
<u>cs</u>	20	-	l	Chip select. A low during the falling edge of ALE on this allows a read cycle or a write cycle to occur. AD0-AD7 not be driven and no registers will be written if CS (latch is not active. The state of CS is latched on the falling e of ALE.			
CLK	1	2	0	Output clock. This pin is selectable under processor control to be either the crystal frequency (for use as a processor clock) or 16 x the data rate for use as a baud rate clock in DPSK modes only. The pin defaults to the crystal frequency on reset.			
ĪNT	17	13	0	Interrupt. This open drain output signal is used to inform the processor that a detect flag has occurred. The processor must then read the detect register to determine which detect triggered the interrupt. INT will stay low until the processor reads the detect register or does a full reset.			
RD	14	-	I	Read. A low requests a read of the SSI 73K212L internal registers. Data cannot be output unless both $\overline{\text{RD}}$ and the latched $\overline{\text{CS}}$ are active or low.			

### PARALLEL MICROPROCESSOR INTERFACE (Continued)

NAME	28-PIN	22-PIN	TYPE	DESCRIPTION
RESET	25	20	1	Reset. An active high signal on this pin will put the chip into an inactive state. All control register bits (CR0, CR1, Tone) will be reset. The output of the CLK pin will be set to the crystal frequency. An internal pull down resistor permits power on reset using a capacitor to VDD.
WR	13	-	I	Write. A low on this informs the SSI 73K212L that data is available on AD0-AD7 for writing into an internal register. Data is latched on the rising edge of WR. No data is written unless both WR and the latched CS are low.

### SERIAL MICROPROCESSOR INTERFACE

A0-A2	-	5-7	I	Register Address Selection. These lines carry register addresses and should be valid during any read or write operation.
DATA	-	8	I/O	Serial Control Data. Data for a read/write operation is clocked in or out on the falling edge of the EXCLK pin. The direction of data flow is controlled by the RD pin. RD low outputs data. RD high inputs data.
RD	-	10	l	Read. A low on this input informs the SSI 73K212L that data or status information is being read by the processor. The falling edge of the RD signal will initiate a read from the addressed register. The RD signal must continue for eight falling edges of EXCLK in order to read all eight bits of the referenced register. Read data is provided LSB first. Data will not be output unless the RD signal is active.
WR	-	9	1	Write. A low on this input informs the SSI 73K212L that data or status information has been shifted in through the DATA pin and is available for writing to an internal register. The normal procedure for a write is to shift in data LSB first on the DATA pin for eight consecutive falling edges of EXCLK and then to pulse $\overline{WR}$ low. Data is written on the rising edge of $\overline{WR}$ .

Note:

In the serial, 22-pin version, the pins AD0-AD7, ALE and  $\overline{CS}$  are removed and replaced with the pins; A0, A1, A2, DATA, and an unconnected pin. Also, the  $\overline{RD}$  and  $\overline{WR}$  controls are used differently.

The Serial Control mode is provided in the parallel control versions by tying ALE high and  $\overline{\text{CS}}$  low. In this configuration AD7 becomes DATA and AD0, AD1 and AD2 become A0, A1 and A2, respectively.

### DTE USER INTERFACE

NAME	28-PIN	22-PIN	TYPE	DESCRIPTION			
EXCLK	19	15	ı	External Clock. This signal is used in synchronous transmission when the external timing option has been selected. In the external timing mode the rising edge of EXCLK is used to strobe synchronous DPSK transmit data applied to the TXD pin. Also used for serial control interface.			
RXCLK	23	18	0	Receive Clock. The falling edge of this clock output is coincident with the transitions in the serial received data output. The rising edge of RXCLK can be used to latch the valid output data. RXCLK will be valid as long as a carrier is present.			
RXD	22	17	0	Received Data Output. Serial receive data is available this pin. The data is always valid on the rising edge RXCLK when in synchronous mode. RXD will output co stant marks if no carrier is detected.			
TXCLK	18	14	0	Transmit Clock. This signal is used in synchronous transmission to latch serial input data on the TXD pin. Data must be provided so that valid data is available on the rising edge of the TXCLK. The transmit clock is derived from different sources depending upon the synchronization mode selection. In Internal Mode the clock is generated internally. In External Mode TXCLK is phase locked to the EXCLK pin. In Slave Mode TXCLK is phase locked to the RXCLK pin. TXCLK is always active.			
TXD	21	16	_	Transmit Data Input. Serial data for transmission is applied on this pin. In synchronous modes, the data must be valid on the rising edge of the TXCLK clock. In asynchronous modes (1200 bit/s or 300 baud) no clocking is necessary. DPSK data must be 1200 bit/s +1%, -2.5%.			

### **ANALOG INTERFACE AND OSCILLATOR**

RXA	27	22	1	Received modulated analog signal input from the telephone line interface.
TXA	16	12	0	Transmit analog output to the telephone line interface.
XTL1 XTL2	2 3	3 4	l I	These pins are for the internal crystal oscillator requiring a 11.0592 MHz parallel mode crystal and two load capacitors to Ground. Consult crystal manufacturer for proper valves. XTL2 can also be driven from an external clock.

#### REGISTER DESCRIPTIONS

Four 8-bit internal registers are accessible for control and status monitoring. The registers are accessed in read or write operations by addressing the A0, A1 and A2 address lines in serial mode, or the AD0, AD1 and AD2 lines in parallel mode. In parallel mode the address lines are latched by ALE. Register CR0 controls the method by which data is transferred over the phone


line. CR1 controls the interface between the microprocessor and the SSI 73K212L internal state. DR is a detect register which provides an indication of monitored modern status conditions. TR, the tone control register, controls the DTMF generator, answer and guard tones and RXD output gate used in the modern initial connect sequence. All registers are read/write except for DR which is read only. Register control and status bits are identified below:

#### REGISTER BIT SUMMARY

		ADDRESS				DATA BIT I	NUMBER				
REGISTE	R	AD2 - AD0	97	D6	D5	D4	D3	D2	D1	D0	
CONTROL REGISTER 0	CRO	000			TRANSMIT MODE 3	TRANSMIT MODE 2	TRANSMIT MODE 1	TRANSMIT MODE 0	TRANSMIT ENABLE	ANSWER/ ORIGINATE	
CONTROL REGISTER	CR1	001	TRANSMIT PATTERN 1	TRANSMIT PATTERN 0	ENABLE DETECT INTERRUPT	BYPASS SCRAMBLER	CLK CONTROL	RESET	TEST MODE 1	TEST MODE 0	
DETECT REGISTER	DR	010			RECEIVE DATA	UNSCR. MARKS	CARRIER DETECT	ANSWER TONE	CALL PROGRESS	LONG LOOP	
TONE CONTROL REGISTER	TR	011	RXD OUTPUT CONTROL		TRANSMIT ANSWER TONE	TRANSMIT DTMF	DTMF3	DTMF2	DTMF1	DTMF0	
CONTROL REGISTER 2	CR2	100				THESE RE	EGISTER LOCATI	ONS ARE RESER	IVED FOR		
CONTROL REGISTER 3	СНЗ	101				USEWI	USE WITH OTHER K-SERIES FAMILY MEMBERS				
ID REGISTER	ID	110	ID	aı	ID	1D					

NOTE: When a register containing reserved control bits is written into, the reserved bits must be programmed as 0's.

#### **REGISTER ADDRESS TABLE**



00XX=73K212L, 322L, 321L 01XX=73K221L, 302L 10XX=73K222L 1100=73K224L 1110=73K324L 1101=73K312L

### **CONTROL REGISTER 0**

	D7	D6	D5			D4	D3	D2	D1	D0	
CR0 000			TRANSM MODE			ANSMI		TRANSMIT MODE 0	TRANSMIT ENABLE	ANSWER/ ORIGINATE	
BIT N	О.	NAME	СО	ND	ITIO	N	DESCRIPTION				
D0	1	Answer/ Originate		0	)		Selects answ in low band)		nsmit in high	band, receive	
				1			Selects originate mode (transmit in low band, receive in high band).				
D1		Transmit		0	)		Disables trai	nsmit output a	at TXA.		
		Enable		1			Enables tran	smit output a	t TXA.	-	
							Note: Answ enable.	er tone and E	TMF TX cor	trol require TX	
			D5	D4	D3	D2					
D5, D D2	4,D3,	Transmit Mode	0	0	0	0		er down mod cept digital int		าร	
			0	0	0	1	internally de	erived 1200 h t TXD must b ceive data is	Hz signal. Se e valid on the	de TXCLK is an erial input data erising edge of of RXD on the	
			0	0	1	0	internal synd	chronous, but OLK pin, and	TXCLK is o	n is identical to onnected inter- clock must be	
			0	0	1	1	synchronous	nronous modes s modes. TXC pin in this mo	LK is connec	ration as other sted internally to	
			0	1	0	0	Selects DPS (1 start bit, 6	SK asynchror 6 data bits, 1	nous mode - l stop bit).	8 bits/character	
			0	1	0	1	Selects DPSK asynchronous mode - 9 bits/characte (1 start bit, 7 data bits, 1 stop bit).				
			0	1	1	0	Selects DPSK asynchronous mode - 10 bits/charact (1 start bit, 8 data bits, 1 stop bit).				
			0	1	1	1	Selects DPSK asynchronous mode - 11 bits/character (1 start bit, 8 data bits, Parity and 1 stop or 2 stop bits)				
L			1	1	0	0	Selects FSK operation.				
D6					0		Not used, n	nust be writter	n as "0."		

### **CONTROL REGISTER 1**

		D7		D6	D5	D4	D3	D2	D1	D0	
CR1 001				NSMIT ENABLE TTERN DETECT 0 INTER.		BYPASS SCRAMB	CLK CONTROL	RESET	TEST MODE 1	TEST MODE 0	
BIT NO	BIT NO. NAME COM					DESCRIP	TION				
				D1	D0						
D1, D0	)	Test Mo	de	0	0	Selects no	rmal operatir	ng mode.			
				0 1		signal bac use the sa	opback mode. k to the receiv ame center fre le TXA pin, tra	er, and ca	uses the re the transi	eceiver to mitter. To	
			į	1	0	looped ba	emote digital ock to transmi a mark. Data o	t data inte	rnally, and		
				1 1		Selects local digital loopback. Internally loops TXD back to RXD and continues to transmit data carrier at the TXA pin.					
D2		Rese	t	0		Selects no	rmal operatio	n.		-	
				1		Resets modem to power down state. All control register bits (CR0, CR1, Tone) are reset to zero. The output of the CLK pin will be set to the crystal frequency on reset.					
D3		CLK Cor (Clock Co		(	0	Selects 11.0592 MHz crystal echo output at CLK pin.					
				1		Selects 16 X the data rate, output at CLK pin in DPSK modes only.					
D4		Bypas Scramb		(	)	Selects normal operation. DPSK transmit data is passed through scrambler.					
				•	1	Selects Scrambler Bypass. Bypass DPSK data is routed around scrambler in the transmit path.					
D5				(	)	Disables in	nterrupt at INT	pin.			
		Interrupt		1		Enables INT output. An interrupts will be generated with a change in status of DR bits D1-D4. The answer tone and call progress detect interrupts are masked when the TX enable bit is set. Carrier detect is masked when TX DTMF is activated. All interrupts will be disabled if the device is in power down mode.					

### **CONTROL REGISTER 1** (Continued)

		D7		D6	D5	D4	D3	D2	D1	D0	
CR1 001	1	NSMIT ITERN 1		NSMIT TERN 0	ENABLE DETECT INTER.	BYPASS SCRAMB	CLK CONTROL	RESET	TEST MODE 1	TEST MODE 0	
BIT N	Ο.	NAM	NAME CONDITION			DESCRIF	тіон				
****		D7 D6									
D7, D6	6	Transr Patte		0	0	Selects normal data transmission as controlled by the state of the TXD pin.					
			0 1 Selects an alternat modem testing.				nark/space	e transmit p	attern for		
l				1	0	Selects a constant mark transmit pattern.					
				1	1	Selects a constant space transmit pattern.					

### **DETECT REGISTER**

	D7	D6	D5	D4	D3	D2	D1	D0			
DR 010			RECEIVE DATA	UNSCR. MARK	CARR. DETECT	ANSWER TONE	CALL PROG.	LONG LOOP			
BIT N	Ю.	NAME	CONDI	TION	DESCRIPTION						
D0		LONG LOOP	0		Indicates normal received signal.						
			1		Indicates lov	v received sigi	nal.				
D1		CALL	0		No call prog	ress tone dete	cted.				
		PROGRESS DETECT	1		Indicates presence of call progress tones. The call progress detection circuitry is activated by energy in the 350 to 620 Hz call progress band.						
D2		ANSWER	0		No answer tone detected.						
		TONE DETECT	1			t be in origin		ver tone. The r detection of			
D3		CARRIER	0		No carrier d	etected in the	receive chan	nel.			
		DETECT	1		Indicated carrier has been detected in the received channel.						
D4		UNSCRAM	- 0	)	No unscram	bled mark.					
		BLED MARK	1		Indicates detection of unscrambled marks in the received data. A valid indication requires that unscrambled marks be received for > $165.5 \pm 6.5$ ms.						

### **DETECT REGISTER** (Continued)

	D7	D6	D5	D4	D3	D2	D1	D0		
DR 010			RECEIVE DATA	UNSCR. MARK	CARR. DETECT	ANSWER TONE	CALL PROG.	LONG LOOP		
BIT	10.	NAME	CONDI	TION DESCRIPTION						
D5		RECEIVE DATA			Continuously outputs the received data stream. This data is the same as that output on the RXD pin, but it is not disabled when RXD is tri-stated.					
D6, D	)7				Not used.					

### **TONE REGISTER**

]		D7	De	3	D5	D4	D:	3	D2	D1	D0
TR 011	OL	RXD JTPUT ONTR.			TRANSMIT ANSWER TONE	TRANSMIT DTMF	DTM	IF 3	DTMF 2	DTMF 1	DTMF 0
BIT	NO.	NAM	E	Ü	ONDITION	DESCRIP	TION				
D3, E		DTMI			D2 D1 D0  0 0 0 - 1 1 1	Programs transmitte D1) are set KEYBOA EQUIVAL  1 2 3 4 5 6 7 8 9 0 0 * # A B	1 of 1 dwhe et. Tor	DTN D3 [ 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1	OTMF and T	697 1 770 1 770 1 770 1 852 1 852 1 852 1 941 1 941 1 941 1 697 1 770 1	ES HIGH 209 336 477 209 336 477 209 336 477 336 209 477 633 633
						C D	$\dashv$		0 0 0	· · · · · · · · · · · · · · · · · · ·	633 633

3-12

8253965 0012465 T79 **=** 

### TONE REGISTER (Continued)

		D7	D6		D5	D4	D3	D2	D1	D0		
TR 011	OL	RXD JTPUT DNTR.			TRANSMIT ANSWER TONE	TRANSMIT DTMF	DTMF 3	DTMF 2	DTMF 1	DTMF 0		
BIT	١٥.	NAM	E	С	ONDITION	DESCRIP	PTION					
D4		TRANS			0	Disable D	TMF.					
		DTM	F		1	Activates DTMF. The selected DTMF tones are transmitted continuously when this bit is high (with Transmit Enable, CR0-D1). TX DTMF overrides all other transmit functions.						
D5	<u> </u>	TRANS			0	Disables answer tone generator.						
		ANSWER TONE			1	Enables answer tone generator. A 2225 Hz an tone will be transmitted continuously when the mit Enable bit is set in CR0. The device must answer mode.						
D7		RXD OUTPUT 0 CONTROL			Enables RXD pin. Receive data will be output on RXD.							
					1	Disables RXD pin. The RXD pin reverts to a impedance with internal, weak pull-up resistor.						

### **ID REGISTER**

	D7		D6	D5		D4	D4 D3 D2 D1 D															
ID 110	ID		ID		l I	D	ID		ID ·													
BIT	BIT NO. NAME CONDITION DESCRIPTION																					
				D7	D6	D5	D4	India	cates Device	e:												
D7, [	D6, D5	Device		Device		Device		Device		Device		Device		Device		0	0	Χ	X SSI 73K212L, 73K321L or 73K322		3K322L or 7	3K321L
D4		iden	Identification 0 1 X X SSI 73K221L or 73K302L																			
		Sig	gnature	1	0	Χ	Х	SSI 73K222L														
				1	1	0	0	SSI 73K224L														
1				1	1	1	0	SSI	SSI 73K324L													
				1	1	0	1	SSI 73K312L														

### **ELECTRICAL SPECIFICATIONS**

#### **ABSOLUTE MAXIMUM RATINGS**

PARAMETER	RATING
VDD Supply Voltage	14 V
Storage Temperature	-65 to 150°C
Soldering Temperature (10 sec.)	260°C
Applied Voltage	-0.3 to VDD + 0.3 V

### **RECOMMENDED OPERATING CONDITIONS**

PARAMETER	CONDITIONS	MIN	NOM	MAX	UNITS		
VDD Supply Voltage		4.5	5	5.5	V		
TA, Operating Free-Air Temperature		-40		+85	°C		
Clock Variation	(11.0592 MHz) Crystal or external clock	-0.01		+0.01	%		
External Components (Refer to Application section for placement.)							
VREF Bypass capacitor	(External to GND)	0.1			μF		
Bias setting resistor and ISET pins)	(Placed between VDD	1.8	2	2.2	MΩ		
ISET Bypass capacitor	(ISET pin to GND)	0.1			μF		
VDD Bypass capacitor 1	(External to GND)	0.1			μF		
VDD Bypass capacitor 2	(External to GND)	22			μF		
XTL1 Load Capacitor	Depends on crystal characteristics;		- 1 10 700 10	40	pF		
XTL2 Load Capacitor	from pin to GND			20	-		

### **ELECTRICAL SPECIFICATIONS** (Continued)

### DC ELECTRICAL CHARACTERISTICS

(TA = -40°C to 85°C, VDD = recommended range unless otherwise noted.)

PARAMETER	CONDITIONS	MiN	NOM	MAX	UNITS
IDD, Supply Current	ISET Resistor = 2 MΩ				
IDDA, Active	CLK = 11.0592 MHz		8	12	mA
IDD1, Power-down	CLK = 11.0592 MHz			4	mA
IDD2, Power-down	CLK = 19.200 kHz			3	mA
Digital Inputs					
VIH, Input High Voltage					
Reset, XTL1, XTL2		3.0		VDD	V
All other inputs		2.0		VDD	V
VIL, Input Low Voltage		0		8.0	V
IIH, Input High Current	VI = VIH Max			100	μΑ
IIL, Input Low Current	VI = VIL Min	-200			μA
Reset Pull-down Current	Reset = VDD	1		50	μΑ
Input Capacitance	All Digital Input Pins			10	pF
Digital Outputs	_				
VOH, Output High Voltage	IOH MIN = -0.4 mA	2.4		VDD	V
VOL, Output Low Voltage	IO MAX=1.6 mA			0.4	V
VOL, CLK Output	IO = 3.6 mA			0.6	٧
RXD Tri-State Pull-up Curr.	RXD = GND	-1		-50	μΑ
CMAX, CLK Output	Maximum Capacitive Load			15	pF

### **ELECTRICAL SPECIFICATIONS (Continued)**

### **DYNAMIC CHARACTERISTICS AND TIMING**

(TA = -40°C to + 85°C, VDD = recommended range unless otherwise noted.)

PARAMETERS	CONDITIONS	MIN	NOM	MAX	UNITS
PSK Modulator				<u> </u>	<u> </u>
Carrier Suppression	Measured at TXA	55		T	dB
Output Amplitude	TX scrambled marks	-11	-10.0	-9	dBm0
FSK Mod/Demod				L	1
Output Freq. Error	CLK = 11.0592 MHz	-0.35		+.35	%
Transmit Level	Transmit Dotting Pattern	-11	-10.0	-9	dBm0
Harmonic Distortion in 700-2900 Hz band	THD in the alternate band DPSK or FSK		-60	-50	dB
Output Bias Distortion	Transmit Dotting Pattern In ALB @ RXD		±8		%
Total Output Jitter	Random Input in ALB @ RXD	-15	***************************************	+15	%
DTMF Generator		J			
Freq. Accuracy		25		+.25	%
Output Amplitude	Low-Band, DPSK Mode	-10	-9	-8	dBm0
Output Amplitude	High-Band, DPSK Mode	-8	-7	-6	dBm0
Twist	High-Band to Low-Band, DPSK mode	1.0	2.0	3.0	dB
Long Loop Detect	DPSK or FSK	-38		-28	dBm0
Dynamic Range	Refer to Performance Curves		45		dB
Call Progress Detector			······································		
Detect Level	2-Tones in 350-600 Hz band	-34		0	dBm0
Reject Level	2-Tones in 350-600 Hz band			-41	dBm0
Delay Time	-70 dBm0 to -30 dBm0 STEP	27		80	ms
Hold Time	-30 dBm0 to -70 dBm0 STEP	27		80	ms
Hysteresis		2			dB

Note: Parameters expressed in dBm0 refer to the following definition:

0 dB loss in the Transmit path to the line.

2 dB gain in the Receive path from the line.

Refer to the Basic Box Modern diagram in the Applications section for the DAA design.

### **ELECTRICAL SPECIFICATIONS (Continued)**

### **DYNAMIC CHARACTERISTICS AND TIMING (Continued)**

PARAMETERS	CONDITIONS	MIN	МОМ	MAX	UNITS
Carrier Detect					
Threshold	DPSK or FSK receive data	-49		-42	dBm0
Delay Time	-70 dBm0 to -30 dBm0 STEP	15		45	ms
Hysteresis	Single tone detected	2	3		dB
Hold Time	-30 dBm0 to -70 dBm0 STEP	10		24	ms
Answer Tone Detector				•	
Detect Level	In FSK mode	-49		-42	dBm0
Delay Time	-70 dBm0 to -30 dBm0 STEP	20		45	ms
Hold Time	-30 dBm0 to -70 dBm0 STEP	10		30	ms
Detect Freq. Range		-2.5		+2.5	%
Output Smoothing Filter					
TXA pin Output Impedance			200	300	Ω
Output load	TXA pin; FSK Single Tone out for THD = -50 db in .3 to 3.4 KHz	10		50	kΩ pF
Spurious Freq. Comp.	Frequency = 76.8 KHz			-39	dBm0
	Frequency = 153.6 KHz			-45	dBm0
Clock Noise	TXA pin; 76.8 KHz			1.0	mVms
Carrier VCO					
Capture Range	Originate or Answer	-10		+10	Hz
Capture Time	-10 Hz to +10 Hz Carrier Freq. Change Assum.		40	100	ms
Recovered Clock			· · · · · ·	,	
Capture Range	% of frequency center frequency (center at 1200 Hz)	-625		+625	ppm
Data Delay Time	Analog data in at RXA pin to receive data valid at RXD pin		30	50	ms


### **ELECTRICAL SPECIFICATION (Continued)**


### **DYNAMIC CHARACTERISTICS AND TIMING (Continued)**


PARAMETERS	CONDITIONS	MIN	NOM	MAX	UNITS		
Timing (Refer to Timing Diagrams)							
TAL	CS/Addr. setup before ALE low	30			ns		
TLA	CS/Addr. hold after ALE low	20			ns		
TLC	ALE low to RD/WR low	40			ns		
TCL	RD/WR Control to ALE high	10			ns		
TRD	Data out from RD low	0		160	ns		
TLL	ALE width	60			ns		
TRDF	Data float after RD high	0		80	пs		
TRW	RD width	200		25000	ns		
TWW	WR width	140		25000*	ns		
TDW	Data setup before WR high	150		-	ns		
TWD	Data hold after WR high	20			ns		
TCKD	Data out after EXCLK low			200	ns		
TCKW	WR after EXCLK low	150			ns		
TDCK	Data setup before EXCLK low	150			ns		
TAC	Address setup before control**	50			ns		
TCA	Address hold after control**	50			ns		
TWH	Data Hold after EXCLK	20			ns		
* Maximum time appli	es to parallel version only.	1		***************************************			
** Control for setup is t	he falling edge of RD or WR.						

Control for hold is the falling edge of RD or the rising edge of WR.

### **TIMING DIAGRAMS**







3-19

8253965 0012472 109 📟

#### **APPLICATIONS INFORMATION**

#### **GENERAL CONSIDERATIONS**

Figures 1 and 2 show basic circuit diagrams for K-Series modem integrated circuits. K-Series products are designed to be used in conjunction with a control processor, a UART or RS-232 serial data interface, and a DAA phone line interface to function as a typical intelligent modem. The K-Series ICs interface directly with Intel 8048 and 80C51 microprocessors for control and status monitoring purposes. Two typical DAA arrangements are shown: one for a split ±5 or ±12 volt design and one for a single 5 volt design. These diagrams are for reference only and do not represent production-ready modem designs.

K-Series devices are available with two control interface versions: one for a parallel multiplexed address/data interface, and one for a serial interface. The parallel version is intended for use with 8039/48 or 8031/51 microcontrollers from Intel or many other manufacturers. The serial interface 22-pin version can be used with other microcontrollers or in applications where only a limited number of port lines are available or the application does not lend itself to a multiplexed address/data interface. The parallel versions may also be used in the serial mode, as explained in the data sheet pin description.

In most applications the controller will monitor the serial data for commands from the DTE and the received data for break signals from the far end modem. In this way, commands to the modem are sent over the same line as the transmitted data. In other applications the RS-232 interface handshake lines are used for modem control.




FIGURE 1: Basic Box Modem with Dual-Supply Hybrid

8253965 0012473 045 📟

3-20

### **DIRECT ACCESS ARRANGEMENT (DAA)**

The telephone line interfaces show two examples of how the "hybrid" may be implemented. The split supply design (Figure 1) is a typical two op-amp hybrid. The receive op-amp serves two purposes. It supplies gain to amplify the receive signal to the proper level for the modem's detectors and demodulator, and it removes the transmitted signal from the receive signal present at the transformer. This is done by supplying a portion of the transmitted signal to the non-inverting input of the receive op-amp at the same amplitude as the signal appearing at the transformer, making the transmit signal common mode.

The single-supply hybrid is more complex than the dual-supply version described above, but its use eliminates the need for a second power supply. This circuit (Figure 2) uses a bridged drive to allow undistorted signals to be sent with a single 5V supply. Because DTMF tones utilize a higher amplitude than data, these

signals will clip if a single-ended drive approach is used. The bridged driver uses an extra op-amp (U1A) to invert the signal coming from the gain setting op-amp (U1B) before sending it to the other leg of the transformer. Each op-amp then supplies half the drive signal to the transformer. The receive amplifier (U1C) picks off its signal at the junction of the impedance matching resistor and the transformer. Because the bottom leg of the transformer is being driven in one direction by U1A and the resistor is driven in the opposite direction at the same time by U1B, the junction of the transformer and resistor remains relatively constant and the receive signal is unaffected.

#### **DESIGN CONSIDERATIONS**

Silicon Systems 1-chip modern products include all basic modern functions. This makes these devices adaptable for use in a variety of applications, and as easy to control as conventional digital bus peripherals.




FIGURE 2: Single 5V Hybrid Version

8253965 DD12474 T81 WW

Unlike digital logic circuitry, however, modem designs must properly contend with precise frequency tolerances and very low level analog signals, to ensure acceptable performance. Using good analog circuit design practices will generally result in a sound design. Following are additional recommendations which should be taken into consideration when starting new designs.

#### **CRYSTAL OSCILLATOR**

The K-Series crystal oscillator requires a parallel mode (antiresonant) crystal which operates at 11.0592 MHz. It is important that this frequency be maintained to within  $\pm 0.01\%$  accuracy.

In order for a parallel mode crystal to operate correctly and to specification, it must have a load capacitor connected to the junction of each of the crystal and internal inverter connections, terminated to ground. The values of these capacitors depend primarily on the crystal's characteristics, and to a lesser degree on the internal inverter circuit. The values used affect the accuracy and start up characteristics of the oscillator.

#### LAYOUT CONSIDERATIONS

Good analog/digital design rules must be used to control system noise in order to obtain highest performance in modern designs. The more digital circuitry present on the PC board, the more this attention to noise control is needed. The modern should be treated as a high impedance analog device. A 22 mF electrolytic capacitor in parallel with a 0.1 mF ceramic capacitor between VDD and GND is recommended. Liberal use of ground planes and larger traces on power and ground are also highly favored. High speed digital circuits tend to generate a significant amount of EMI (Electro-Magnetic Interference) which must be minimized in order to meet regulatory agency limitations. To accomplish this, high speed digital devices should be locally bypassed, and the telephone line interface and K-Series device should be located close to each other near the area of the board where the phone line connection is accessed. To avoid problems, power supply and ground traces should be routed separately to the analog and digital functions on the board, and digital signals should not be routed near low level or high impedance analog traces. The analog and digital grounds should only connect at one point near the K-Series device ground pin to avoid ground loops. The K-Series modem IC's should have both high frequency and low frequency bypassing as close to the package as possible.

# MODEM PERFORMANCE CHARACTERISTICS

The curves presented here define modem IC performance under a variety of line conditions while inducing disturbances that are typical of those encountered during data transmission on public service telephone lines. Test data was taken using an AEA Electronics' "Autotest I" modem test set and line simulator, operating under computer control. All tests were run full-duplex, using a Concord Data Systems 224 as the reference modem. A 511 pseudo-random-bit pattern was used for each data point. Noise was C-message weighted and all signal-to-noise (S/N) ratios reflect total power measurements similar to the CCITT V.56 measurement specification. The individual tests are defined as follows.

#### BER vs. S/N


This test measures the ability of the modem to operate over noisy lines with a minimum of data-transfer errors. Since some noise is generated in the best of dial-up lines, the modem must operate with the lowest S/N ratio possible. Better modem performance is indicated by test curves that are closest to the BER axis. A narrow spread between curves representing the four line parameters indicates minimal variation in performance while operating over a range of aberrant operating conditions. Typically, a DPSK modem will exhibit better BER-performance test curves receiving in the low band than in the high band.

#### BER vs. Receive Level

This test measures the dynamic range of the modem. Because signal levels vary widely over dial-up lines, the widest possible dynamic range is desirable. The minimum Bell specification calls for 36 dB of dynamic range. S/N ratios are held constant at the indicated values while the receive level is lowered from a very high to very low signal levels. The width of the "bowl" of these curves, taken at the BER point, is the measure of dynamic range.

3-22

8253965 0012475 918




<sup>\* = &</sup>quot;EQ On" Indicates bit CR1 D4 is set for additional phase equalization.


· 8253965 0012476 854 ·


### PACKAGE PIN DESIGNATIONS

(Top View)

CAUTION: Use handling procedures necessary for a static sensitive component.







PLCC

22-Pin DIP

600-Mil 28-Pin DIP

### ORDERING INFORMATION

PART DESCRIPTION	ORDER NO.	PKG. MARK
28-pin		
Plastic Dual-In-Line	73K212L – IP	73K212L – IP
Plastic Leaded Chip Carrier	73K212L IH	73K212L – IH
22-pin		
Plastic Dual-In-Line	73K212SL - IP	73K212SL - IP
Ceramic Dual-In-Line	73K212SL - IC	73K212SL - IC

No responsibility is assumed by Silicon Systems for use of this product nor for any infringements of patents and trademarks or other rights of third parties resulting from its use. No license is granted under any patents, patent rights or trademarks of Silicon Systems. Silicon Systems reserves the right to make changes in specifications at any time without notice. Accordingly, the reader is cautioned to verify that the data sheet is current before placing orders.

Silicon Systems, Inc., 14351 Myford Road, Tustin, CA 92680-7022, (714) 573-6000, FAX: (714) 573-6914

3-24

0194 - rev.

Protected by the following Patents (4,691,172) (4,777,453) @1989 Silicon Systems, Inc.

8253965 0012477 790